Timed Weak Simulation Verification and its application to Stepwise Refinement of Real-Time Software

Satoshi Yamane[†]

[†]Graduate School of Natural Science&Technology, Kanazawa University, Kakuma–machi, Kanazawa, 920-1192 J apan

Summary

Real-time software runs over real-time operating systems, and guaranteeing qualities are difficult. In this paper, we propose timed weak simulation relation verification and apply it to a refinement design method of real-time software. Moreover, we apply our proposed method to general real-time software scheduled by fixed-priority preemptive policy.

Key words:

Refinement Design Method, Real-Time Software, Timed Weak Simulation Relation, Verification, Real-Time Scheduling

1. Introduction

Recently almost microprocessors are used in embedded systems. Real-time software runs in embedded systems. As real-time software is reactive and concurrent, and its timing conditions are strict, it is difficult to design real-time software [1]. It is important to specify and verify real-time software [2]. In this paper, we propose timed weak simulation relation verification method based on timed automata [3], and apply it to stepwise refinement of real-time software over fixed priority preemptive schedulers [4].

In general, real-time software is designed by dividing it into tasks [1]. In this case, it is difficult to design real-time software by the following points:

- (1)Real-time software consists of many tasks, which concurrently behave. Moreover, tasks interact with external environments. In this situation, it is useful to distinguish between internal events and external events in the sense of process algebra [5].
- (2)In real-time software, stepwise refinement is useful [6], and it is important to automatically verify whether the concrete specification refines the abstract specification.

From the above results, we propose the followings:

- (1)We use nondeterministic timed automata, which have internal and external events. We construct real-time software by parallel composition of nondeterministic timed automata.
- (2)We verify whether the concrete specification refines

the abstract specification based on a timed weak simulation.

In general, refinement relations such as language inclusion, timed bisimulation and timed strong simulation are useful.

- (1)We can easily and naturally verify fairness and regularity as acceptance conditions by language inclusion. But if we specify verification properties using nondeterministic timed automata, language inclusion problems are undecidable [3]. On the other hand, R. Alur proposed an event-clock automata, which is a determinizable of timed automaton [7,8]. But an event-clock automaton is a subclass of a timed automaton, and accepts a finite timed word (though a general timed automaton accepts an infinite timed word). As the determinization of an event-clock automaton causes an exponential blow-up in the number of locations, the verification cost increases. Moreover, we can not verify some deadlock using language inclusion [9,10].
- (2)Timed bisimulation relation is useful for verifying a kind of invariant holding between the more concrete specification and the more abstract specification [11]. On the other hand, timed strong simulation relation is useful for verifying stepwise refinement [12]. But when we stepwise develop specifications, we may add exception procedures to the concrete specification, which are not contained in the abstract specification. Both timed bisimulation relation and timed strong simulation relation are not adequate for this reason.

From the above result, we use timed weak simulation relation in order to verify whether the concrete specification refines the abstract specification.

We survey related works as follows:

- (1)In 1992, Cerans has shown that timed strong and weak bisimulation equivalence problem for timed automata are decidable [11]. But he has not developed bisimulation algorithms.
- (2)In 1996, Tasiran and his colleagues have developed the verification algorithm of timed strong simulation relation [12]. But they have not developed a timed weak simulation relation.
- (3)In 1999, Braberman and his colleagues have

Manuscript received August, 2005.

Manuscript reviced September, 2005.

developed reachability analysis method of preemptive scheduling using timed automata [13]. But they have not developed refinement verification method.

In this paper, we define a timed weak simulation relation, and propose the verification algorithm of timed weak simulation relation. Moreover we apply our proposed method to general real-time software scheduled by fixed-priority preemptive policy. To the best of our knowledge, timed weak simulation verification methods of timed automata have never been developed before now.

The paper is organized as follows: In section 2, we define specification method. In section 3, we define timed weak simulation relation verification method and apply it to stepwise refinement of real-time software. In section 4, we present design support system and some example. Finally, in section 5, we present conclusions.

2. Specification of Real-Time Software

2.1 Syntax and Semantics of Timed Automata

First we define clock and clock interpretation as follows:

Definition 1(*Clock and clock interpretation*)

Given a finite set of variables $X = \{x_1, ..., x_n\}$, a valuation is a function $v: X \rightarrow \mathbf{R}$, which assigns a nonnegative real value to each clock variable. We define V^X as the set $[X \rightarrow \mathbf{R}]$. **0** denotes the valuation that assigns the value 0 to each $x \in X$. For $\lambda \subseteq X$, $v[\lambda :=0]$ denotes the valuation that assigns the value 0 to each $x \in \lambda$ and agrees with v for all clocks in $X \setminus \lambda$. Moreover, for every $t \in \mathbf{R}$, v+t denotes the clock valuation for which all clocks x take the value v(x)+t. \Box

Next we define clock constraints.

Definition 2(Clock constraints)

For a set X of clock variables, the set Ψ^{X} of clock constraints ψ is inductively defined by

$$\Psi ::= \mathbf{x} \sim \mathbf{c} | \Psi_1 \Lambda \Psi_2,$$

where
$$\sim \in \{\leq, =, \geq\}, c \in \mathbb{N}$$
.

We write $v \models \psi$ if the valuation v satisfies the formula ψ . For each clock $x \in X$, $c_x(\Psi^X)$ denotes the maximal clock constant in Ψ^X .

Next we define syntax of timed automaton by the followings:

- (1)As tasks interact with external environments and other tasks, we distinguish between internal events and external events as shown in Figure 1.
- (2)As we think only the external events cause reset

actions, internal events can not reset clocks.





Definition 3(*Syntax of timed automat*)

- A timed automaton **G** is a tuple $\langle S, s^{init}, \Sigma, X, inv, E \rangle$, where (1)S is the finite set of locations.
 - $(2)s^{\text{init}}$ is an initial location.
 - (3) Σ =EXT \cup INT is the finite set of events,
 - where EXT is the finite set of external events, INT is the finite set of internal events.
 - (4)X is the finite set of real-valued variables, called clocks.
 - (5)inv:S $\rightarrow \Psi^{x}$ is the invariant function that assigns Ψ^{x} to each location s \in S.
 - (6)E is the finite set of edges.
 - Each edge e is a tuple $\langle s, \sigma, \psi, \lambda, s' \rangle = e \in E$ consisting of the source location s, the target location s', clock constraint $\psi \in \Psi^X$, the set λ of clocks to be reset, $\sigma \in \Sigma$ is an event, where $\lambda = 0$ if $\sigma \in INT$. \Box

Next we formally define semantics of timed automata.

Definition 4.(Semantics of timed automata)

A state of **G** is a pair <s,v> containing the location $s \in S$ and the valuation $v \models \psi$. The set of all states is denoted Ω . The initial state is a pair < s^{init} ,0>. For each state <s,v>, the transition is defined as follows:

1. Discrete transitions:

$$\langle s,\sigma,\psi,\lambda,s' \rangle \in E, v \models \psi, v[\lambda :=0] \models inv(s')$$

σ

<_s,v>→<_s',v'>

,where $v = v[\lambda := 0]$.

2. Timed transitions:

 $\delta \in \mathbf{R}, \forall \delta \leq \delta$. v+ $\delta = inv(s)$ implies $\langle s, v+\delta \rangle$

,where v'=v+ δ .

A run of timed automaton is an infinite sequence as follows:

In this paper, we assume that timed automaton is nonZeno. It is easy to verify whether a timed automaton is nonZeno or not using HYTECH [14].

2.2 Parallel Composition of Timed Automata

In this paper, we construct real-time software by parallel composition of tasks. We define parallel composition of timed automata as follows:

- (1)If the external event of a task is equal to the external event of environments, the task is synchronized with environments by the same external event.
- (2)As internal events of tasks are unobservable from environments, internal events of tasks and events of environments are disjoint.

Definition 5(*Parallel composition*)

Let be two timed automata $G_1 = \langle S_1, s^{init}, \sum_1, X_1, inv_1, E_1 \rangle$ and $G_2 = \langle S_2, s^{init}, \sum_2, X_2, inv_2, E_2 \rangle$. The parallel composition of G_1 and G_2 is the timed automaton $G = \langle S, s^{init}, \sum, X, inv, E \rangle$, where $\sum_1 = EXT_1 \cup INT_1$, $\sum_2 = EXT_2 \cup INT_2$. Here $INT_1 \cap \sum_2 = 0$ and $\sum_1 \cap INT_2 = 0$.

(1)S \subseteq S₁ \times S₂

$$(2)s^{\text{init}} = (s^{\text{init}}_{1}, s^{\text{init}}_{2})$$

 $(3)\Sigma = EXT \cup INT$

where EXT=EXT₁ \cup EXT₂ and INT=INT₁ \cup INT₂.

$$(4)X=X_1\cup X_2$$

 $(5)inv((s_1,s_2))=inv_1(s_1)\Lambda inv_2(s_2)$

(6)<s, σ , ψ , λ ,s'> \in E,

where for $\langle s_1, \sigma, \psi_1, \lambda_1, s'_1 \rangle \in E_1$ and $\langle s_2, \sigma, \psi_2, \lambda_2, s'_2 \rangle \in E_2$, each element is as follows: (a)When $\sigma \in \sum_1 \cap \sum_2 s = (s_1, s_2), \psi = \psi_1 \Lambda \psi_2$,

$$\lambda = \lambda_1 \cup \lambda_2, s' = (s_1', s_2').$$

- (b) When $\sigma \in \sum_1$ and \sum_2 does not contain σ , s=(s₁,s₂), $\psi = \psi_1, \lambda = \lambda_1$, s'=(s₁',s₂).
- (c) When $\sigma \in \sum_2$ and \sum_1 does not contain σ , s=(s₁,s₂), $\psi = \psi_2, \lambda = \lambda_2$, s'=(s₁,s₂').

2.3 Specification Method

We decide parameters such as priorities and timing constraints by V. Braberman's method [13], which is based on WCRT(Worst Case Response Time) [15]. First we define Worst-Case Response Time as follows:

Definition 6(*Worst-Case Response Time*)

If every task j, j<i, has higher priority than task i, the worst-case response time Ri of task i is given as recursive equation(i=1,...,n). The (k+1)-th worst-case response time Ri^(k+1) for task i is as follows(k ≥ 0):

$$Ri^{(k+1)} = \sum_{j=1}^{i-1} \left(\begin{array}{c} Ri^{(k)} \\ T_{j} \end{array} \right) \times Cj + Ci$$

where period Ti, execution time Ci, deadline Di of a periodic task i. We can compute Ri=lim $_{k\to\infty}$ Ri^(k) as Ri⁽⁰⁾=Ci. $^{\Gamma}$ denotes the integral part.

Using Ri, we can check whether real-time software is schedulable or not as follows:

Real-time software is schedulable if the following condition is satisfied:

For $\forall i, Ri \leq Di \ (i=1,..,n)$ holds true.[15]

Next we specify real-time software using timed automata. In general, it is not possible to exactly specify preemptive scheduling using timed automata. Therefore, R. Alur and T.A. Henzinger have specified preemptive scheduling using hybrid automata [16]. In this paper, we approximately specify timing constraints by $c_{min} \leq x \leq c_{max}$ using timed automata, where we set c_{min} using timing constraints of edges, and set c_{max} using worst-case response time. Therefore, we can realize the automatic verification of timed weak simulation relation. If we specify real-time software of preemptive scheduling using hybrid automata, it is not possible to automatically verify timed weak simulation [17].

Example 1 (Specification of tasks)

We specify periodic and sporadic tasks over preemptive schedulers as shown in Figure 2.

- (1)Timed automata of tasks contain parameters as follows:
 - (a) T_1 and T_2 are periodic times,
 - (b)C₁ and C₂ are minimum response times,

(c) R_1 and R_2 are worst-case response times,

- where $C_1 \leq R_1 \leq T_1$ and $C_2 \leq R_2 \leq T_2$. (2)Each node of tasks is as follows: (a)dormant1 and dormant2 are idle states, (b)ready1 and ready2 are ready states, (c)run1 and run2 are execution states.
- (3)Each event of tasks is as follows:
 - (a)start1 and start2 are events, which represent task invocation system calls,
 - (b)dispatch1 and dispatch2 are events, which represent task dispatch system calls,
 - (c)end1 and end2 are events, which task terminate system calls.
- (4)Each clock of tasks is as follows:
 - (a) t_1 and t_2 measure response time since task arrivals, (b) x_1 and x_2 measure execution time.

(1)periodic task



Fig.2 Example of a periodic task and an aperiodic task

3. Refinement Design Method

It is important to design real-time software by stepwise refinement as real-time software is a complex system. In this case, it is important to verify whether the concrete specification is satisfied by the abstract one or not.

First we define a timed weak simulation. Next we define the verification method of a timed weak simulation. Finally we explain the stepwise refinement design method of real-time software.

3.1 A timed weak simulation

First we define observable transitions as follows:

Definition 7(*Observable transitions*)

For each state $\langle s, v \rangle \in \Omega$ of timed automaton **G**= $\langle S, s^{init}, \Sigma, X, inv, E \rangle$, observable transitions are defined as follows:

Here Let $\stackrel{\epsilon}{\Rightarrow}$ if and only if $(\stackrel{\iota}{\rightarrow})^*$, where $\sum = EXT \cup$ INT and $\tau \in INT$.

(1)For an external event $\sigma \in EXT$,

Define
$$\langle s, v \rangle \xrightarrow{\circ} \langle s', v' \rangle$$
 as $\langle s, v \rangle \xrightarrow{\varepsilon} \langle s', v' \rangle$

(2)For delay
$$\delta_{1,...,\delta_{k}}$$
, $\delta \in \mathbf{R}$

Definition 8(*Timed weak simulation*)

Let $G_1 = \langle S_1, s^{init}, \sum_1, X_1, inv_1, E_1 \rangle$ and $G_2 = \langle S_2, s^{init}, \sum_2, X_2, inv_2, E_2 \rangle$ be two timed automata. A timed weak simulation relation from G_1 to G_2 is a binary relation Sim $\subseteq \Omega_1 \times \Omega_2$ if the following three conditions are satisfied. Moreover we denote G_1 (G_2 if there exists a timed weak simulation relation, where Ω_1 is the set of $\langle s_1, v_1 \rangle, \Omega_2$ is the set of $\langle s_2, v_2 \rangle, \sum_1 = EXT_1 \cup INT_1, \sum_2 = EXT_2 \cup INT_2, s_1, s_1' \in S_1, v_1, v_1' \in V^{X1}, s_2, s_2' \in S_2, v_2, v_2' \in V^{X2}$.

(1)External event condition:

 $EXT_1 \subseteq EXT_2$

(2)Simulation condition:

For every $(\langle s_1, v_1 \rangle, \langle s_2, v_2 \rangle) \in Sim$ and for every $\theta \in (EXT_1 \cup \mathbf{R})$,

if $\langle s_1, v_1 \rangle \Longrightarrow \langle s_1', v_1' \rangle$ then there exists $\langle s_2', v_2' \rangle$ such that $_{\theta}$

$$\Rightarrow and (,) \in Sim.$$

We show simulation condition in Figure 3.

(3)Initial condition:

$$(\langle s^{init}_{i,0}, \langle s^{init}_{2,0} \rangle) \in Sim.$$



Fig.3 Simulation condition

3.2 Verification method of a timed weak simulation

We achieve a timed weak simulation by converting this check to a finite check on the finitely many equivalence classes, which is called a region weak simulation relation. First we define a region graph, and next define a region weak simulation, and the conversion technique. Finally we show the verification algorithm of a timed weak simulation.

3.2.1. Region graph

Since the number of states is infinite, we cannot possibly build a finite automaton. But if two states with the same location agree on the integral parts of all clock values, and also the ordering of the fractional parts of all clock values, then the runs starting from the two states are very similar. From the above facts, we can construct region graphs, which are finite quotient structures by equivalence relations [3].

First we define equivalence relations of clock values.

Definition 9(Equivalence relations of clock values)

Let V^X be the set of clock values, and Ψ^X be the set of clock constraints. For any $t \in \mathbf{R}$, $\lceil t_{ \perp} \rceil$ denotes the integral part of t, and fract(t) denotes the fractional part of t. For v, $v' \in V^X$, v and v' are equivalent iff the following three conditions are satisfied. We denote $v \Leftrightarrow v'$.

- (1)For clock $x \in X$, $\lceil v(x) \rfloor$ and $\lceil v'(x) \rfloor$ are the same, or both v(x) and v'(x) are greater than $c_x(\Psi^X)$.
- (2)For all $x,y \in X$ with $v(x) \leq c_x(\Psi^X)$ and fract $(v(x)) \leq$ fract(v(y)) iff fract $(v'(x)) \leq$ fract(v'(y)).
- (3)For $x \in X$ with , $v(x) \leq c_x(\Psi^X)$ and fract(v(x)) =0 iff fract(v'(x))=0.

We use [v] to denote the clock region to which v belongs. Next we define the successor of equivalence classes.

Definition 10(Successor of equivalence classes)

Let α and β be distinct clock equivalence classes of V^X and Ψ^X . For each $v \in \alpha$ and any $\delta \in \mathbf{R}$, we define the successor of equivalence classes:

(1)We denote $\beta = \operatorname{succ}_0(\alpha)$ iff there exists δ such that

 $\alpha = \beta$ and $\delta \in \beta$.

(2)We denote $\beta = \operatorname{succ}_1(\alpha)$ iff there exists $\delta \stackrel{\prime}{=} \delta$ such that $\alpha \neq \beta$ and $v + \delta \stackrel{\prime}{=} \alpha \cup \beta$ and $v + \delta \in \beta$. \Box

Region is denoted by $\langle s, [v] \rangle$, or, $\langle s, \alpha \rangle$.

Next we define region graph of timed automaton as follows:

Definition 11(*Region graph*)

For a timed automaton $G=<S,s^{init}, \Sigma,X,inv,E>$, the corresponding region graph $R(G)=<Q,q^{init},L,N>$ consists of four tuples:

- (1) the finite set of states Q.
- (2) the initial state $q^{init} \in Q$, where $q^{init} < s^{init}, 0 >$.
- (3)the finite set of labels $L=\sum \bigcup SUCC$, where SUCC is the set of labels, which represent successor relations of equivalence classes.
- (4)a set of transition relations $N \subseteq Q \times L \times Q$. For any <s, $\alpha >$, a set of transition relations are defined as follows:

σ

- (a) If there exists <s,v>→<s',v'> such that v'∈β for each v∈α, it is possible to transit to <s', β > by an event,
 and we denote <s, α >→<s', β >.
- (b) If there exists $\langle s,v \rangle \rightarrow \langle s,v' \rangle$ such that β =succ₁(α) and $v' \in \beta$ for each $v \in \alpha$, it is possible to transit to $\langle s, \beta \rangle$ by a time delay,

and we denote
$$<$$
s, $\alpha \rightarrow <$ s, $\beta >$ (i=0,1), where succ_i \in SUCC.

Example 2(Example of region graph)

We construct region graph from timed automaton **G** in Figure 4. The following transition relations over node s_1 and s_2 are constructed, where initial clock values are $v_1=0$, $v_2(x)=0 \Lambda v_2(y)=1$.

(1)the transition relation over node s_1 :

For the state transition

$$\overset{0.5}{<} \overset{0.2}{\rightarrow} \overset{0.3}{<} s_1, v_1 + 0.5 \xrightarrow{} \overset{0.3}{\rightarrow} \overset{a}{<} s_2, v_2 \xrightarrow{} s_1, v_1 + 0.5 \xrightarrow{} \overset{0.3}{\rightarrow} \overset{a}{<} s_2, v_2 \xrightarrow{} s_1, v_1 + 1 \xrightarrow{} \overset{a}{\rightarrow} \overset{s_2}{\rightarrow} \overset{s_2}{\rightarrow} s_2, v_2 \xrightarrow{} s_1, v_1 + 1 \xrightarrow{} \overset{a}{\rightarrow} \overset{s_2}{\rightarrow} s_2, v_2 \xrightarrow{} s_1, v_1 \xrightarrow{} s_2, v_2 \xrightarrow{} s_1, v_2 \xrightarrow{} s_2, v_2 \xrightarrow{} s_1, v_2 \xrightarrow{} s_2, v_2 \xrightarrow{} s_1, v_2 \xrightarrow{} s_2, v_2 \xrightarrow{} s_2, v_2 \xrightarrow{} s_1, v_2 \xrightarrow{} s_2, v_2 \xrightarrow{} s_2, v_2 \xrightarrow{} s_2, v_2 \xrightarrow{} s_1, v_2 \xrightarrow{} s_2, v_2 \xrightarrow{} s$$

$$\langle s_1, [v_1] \rangle \rightarrow \langle s_1, [v_1+0.5] \rangle \rightarrow \langle s_1, [v_1+0.7] \rangle$$

$$\rightarrow < s_1, [v_1+1] \rightarrow < s_2, [v_2] >$$

The equivalence classes of s_1 are classified into $v_1=(x-y=0)$, $[v_1+0.5]=[v_1+0.7]=(0 < x=y < 1)$, $[v_1+1]=(x=y=1)$.

(2) the transition relation over node s_2 : For the state transition

$$\overset{0.2}{<} \overset{0.3}{\rightarrow} \overset{0.3}{<} \overset{0.5}{\rightarrow} \overset{b}{<} \overset{b}{s_2, v_2 + 0.2 } \xrightarrow{} \overset{0.5}{\rightarrow} \overset{b}{<} \overset{b}{s_2, v_2 + 0.5 } \xrightarrow{} \overset{b}{<} \overset{b}{s_2, v_2 + 1 } \xrightarrow{} \overset{c}{\rightarrow} \overset{s}{s_2, v_2 + 0.2 } \xrightarrow{} \overset{c}{\rightarrow} \overset{c}{s_2, v_2 + 0.2 } \xrightarrow{} \overset{c}{\rightarrow} \overset{c}{\rightarrow$$

, the transition of regions

$$\begin{array}{c} \overset{succl}{<} \overset{succl}{s_{2},[v_{2}] \rightarrow \rightarrow <} \overset{succl}{s_{2},[v_{2}+0.2] \rightarrow \rightarrow <} \overset{succl}{s_{2},[v_{2}+0.5] \rightarrow } \overset{succl}{\rightarrow <} \overset{b}{s_{2},[v_{2}+1] \rightarrow \rightarrow <} \overset{s_{1},[v_{1}] \rightarrow }{s_{1},[v_{1}] \rightarrow } \end{array}$$

The equivalence classes of s_2 are classified into $[v_2]=(x=0,y=0), [v_2+0.2]=([v_2+0.5]=(0 \le x \le 1 \le y \le 2, fr(x)=fr(y)), [v_2+1]=(x=1,y=2).$

We can construct equivalence classes (2) and region graph $\mathbf{R}(\mathbf{G})$ (3) from timed automaton (1).



Fig.4. Example of a region graph

3.2.2. Region weak simulation relation

We will show that the problem of checking the existence of a timed weak simulation relation is decidable. We achieve this by converting this check to a finite check on the finitely many equivalence classes of an equivalence relation (what we call region weak simulation relation) defined on parallel composition of timed automata.

We define a region weak simulation relation on parallel composition of timed automata from the following reasons:

(1)We can construct all the pairs of $(<s_1,v_1>,<s_2,v_2>) \in$ Sim as $<(s_1,s_2),v_{12}>$ of parallel compostion of timed automata, where s_1 and s_2 are the node and clock value of timed automaton 1, s_2 and v_2 are the node and clock value of timed automaton 2, v_{12} is the clock values of parallel composition of timed automaton 1 and 2. Therefore a set of state pairs Sim, which represent region weak simulation relation, is a subset of a set of states of product automaton (parallel composition of timed automata) $\Omega_{G1 \parallel G2}$. Namely, $\text{Sim} \subseteq \Omega_{G1 \parallel G2}$.

(2)As it is easy to trace the relation between v_1 and v_2 , we trace it by v_{12} of product automaton.

(3) If one timed automaton has
$$\langle s_1, v_1 \rangle \xrightarrow{\delta} \langle s_1, v_1' \rangle$$
 and
another timed automaton has $\langle s_2, v_2 \rangle \xrightarrow{\delta} \langle s_2, v_2' \rangle$,

product automaton has $\langle (s_1, s_2,)v_{12} \rangle \rightarrow \langle (s_1, s_2,)v_{12} \rangle \rangle$. Therefore we easily represent two timed automata by product timed automaton.

Definition 12($\mathbf{R}(\mathbf{G}_1 \parallel \mathbf{G}_2)$)

We construct product timed automaton $G_1 \parallel G_2$ from G_1 and G_2 by parallel composition, where EXT₁⊆EXT₂. We define the region of region graph $R(G_1 \parallel G_2)$ as $\langle (s_1, s_2), \alpha \rangle$, where $s_1 \in S_1, s_2 \in S_2$, α is the equivalence class of $V^{X1 \cup X2}$ and $\Psi^{X1 \cup X2}$. Let $Q_{G1 \parallel G2}$ be the set of equivalence classes on $G_1 \parallel G_2$, where $\langle (s_1, s_2), \alpha \rangle \in Q_{G1 \parallel G2}$. With $R(\langle s_1, v_1 \rangle, \langle s_2, v_2 \rangle)$, denote the equivalence class $\langle (s_1, s_2), \alpha \rangle$ that the state $(\langle s_1, v_1 \rangle, \langle s_2, v_2 \rangle) \in \Omega_{G1 \parallel G2}$ belongs to. For any region $\langle (s_1, s_2), \alpha \rangle$, observable transitions are as follows:

(1)For an external event $\sigma \in EXT$,

Define
$$<(s_1,s_2), \alpha \xrightarrow{\circ} <(s_1,s_2), \beta >$$

as $<(s_1,s_2), \alpha \xrightarrow{\varepsilon \ \sigma \ \varepsilon} <(s_1,s_2), \beta >$.

(2) For succ_i
$$\subseteq$$
 SUCC,
Define $<(s_1, s_2), \alpha \implies <(s_1, s_2^{\circ}), \beta > (i=0,1)$
as $<(s_1, s_2), \alpha \implies \implies <(s_1^{\circ}, s_2^{\circ}), \beta > \square$

Next we define a region weak simulation relation on region graph $R(G_1 \parallel G_2)$

Definition 13(*Region weak simulation relation*)

We say that $X \subseteq Q_{G_1 \parallel G_2}$ is a region weak simulation from G_1 to G_2 iff for each $R(\langle s_1, v_1 \rangle, \langle s_2, v_2 \rangle) \in X$, the following three conditions are satisfied.

(1)For every $\sigma \in EXT$,

If
$$\langle s_1, v_1 \rangle \xrightarrow{\sigma} \langle s_1, v_1 \rangle$$
, then

$$\begin{array}{c} <_{S_2,V_2} \rightarrow <_{S_2',V_2'} \\ \text{and} \\ R(<_{S_1,V_1},<_{S_2,V_2}) \rightarrow R(<_{S_1',V_1'},<_{S_2',V_2'}) \end{array}$$

such that $R(\langle s_1, v_1 \rangle, \langle s_2, v_2 \rangle) \in X$. (2) If wait($\langle s_1, v_1 \rangle$), for any succ_i \in SUCC, then

$$R(<\!\!s_1,\!v_1\!\!>,<\!\!s_2,\!v_2\!\!>) \Longrightarrow R(<\!\!s_1,\!v_1'\!\!>,<\!\!s_2',\!v_2'\!\!>)$$

such that $R(<s_1', v_1'>, <s_2', v_2'>) \in X$.(i=0,1) (3) $R(<s^{init}_1, 0>, <s^{init}_2, 0>) \in X$

Theorem 1(*Timed weak simulation and region weak simulation*)

For $R(\langle s_1, v_1 \rangle, \langle s_2, v_2 \rangle) \in X$, let $R_X = \{(\langle s_1, v_1 \rangle, \langle s_2, v_2 \rangle) | R(\langle s_1, v_1 \rangle, \langle s_2, v_2 \rangle) \in X \}$. R_X is a weak timed simulation relation from G_1 to G_2 iff X is a region weak simulation relation from G_1 to G_2 .

Proof 1.

We prove it by dividing it into two cases.

(1)To prove that if \mathbf{R}_X is a weak timed simulation relation from $\mathbf{G_1}$ to $\mathbf{G_2}$, X is a region weak simulation relation from $\mathbf{G_1}$ to $\mathbf{G_2}$:

Assuming that \mathbf{R}_X is a weak timed simulation relation from \mathbf{G}_1 to \mathbf{G}_2 . From the definition, we can directly prove X is a region weak simulation relation from \mathbf{G}_1 to \mathbf{G}_2 .

(ll)To prove that if X is a region weak simulation relation from G_1 to G_2 , R_X is a weak timed simulation relation from G_1 to G_2 :

Assuming that X is a region weak simulation relation from G_1 to G_2 . For some $\theta \in (EXT \cup \mathbf{R}), (\langle s_1, v_1 \rangle, \langle s_2, v_2 \rangle) \in \mathbf{R}_X$

$$\theta$$

and $\langle s_1, v_1 \rangle \Longrightarrow \langle s_1, v_1' \rangle$. We need to show that

there exists $\langle s_2', v_2' \rangle$ such that

$$\langle s_2, v_2 \rangle \Longrightarrow \langle s_2', v_2' \rangle$$
 and $\langle \langle s_1', v_1' \rangle, \langle s_2', v_2' \rangle \rangle \in R_X$.
(1)When θ is $\sigma \in EXT$:

From the definition of $\mathbf{R}(\mathbf{G}_1 \parallel \mathbf{G}_2)$, there exists $\langle s_2', v_2' \rangle$ such that

$$<_{s_2,v_2} > \Rightarrow <_{s_2}', v_2' > and (<_{s_1}', v_1' >, <_{s_2}', v_2' >) \in \mathbf{R}_X$$

(2) When θ is $\delta \in \mathbf{R}$:

Let be $R(\langle s_1, v_1 \rangle, \langle s_2, v_2 \rangle) = \langle (s_1, s_2), [v] \rangle$ and $R(\langle s_1', v_1' \rangle, \langle s_2', v_2' \rangle) = \langle (s_1', s_2'), [v'] \rangle$.

First we define equivalence classes $\alpha_{0}, ..., \alpha_{k+1}$ corresponding to v as follows:

α ₀=[v]

 $\alpha_{i+1} = \operatorname{succ}_1(\alpha_i) \quad (0 \leq i \leq k)$

IJCSNS International Journal of Computer Science and Network Security, VOL.6 No.1B, January 2006

Next we define real values $\delta_{-1},...,\delta_{-k},\delta_{-}$ ' and clock values $v^{(0)},...,v^{(k)}$ corresponding toa $_{-i}$ as follows:

$$\mathbf{v}^{(0)} = \mathbf{v}$$

$$\mathbf{v}^{(i+1)} = \mathbf{v}^{(i)} + \delta_{i+1} \in \mathfrak{a}_{i+1} \quad (0 \leq i < k)$$

$$\mathbf{v}^{*} = \mathbf{v}^{(i)} + \delta_{i} \cup \mathfrak{a}_{i+1} \quad (i=k)$$

As there exists k such that $\delta = \delta_1 + ... + \delta_k + \delta'$, there are two cases(k ≥ 0).

(a)k=0:

In this case, as $v' \in \alpha_0 \cup \alpha_1$ by $\delta = \delta'$, the transition is as follows:

$$<(s_1,s_2), \alpha_0 > \Rightarrow <(s_1,s_2), \alpha_i >$$

Therefore clearly, there exists $\langle s_2', v_2' \rangle$ such that

$$\langle s_2, v_2 \rangle \xrightarrow{\delta} \langle s_2, v_2 \rangle$$
 and $\langle s_1, v_1 \rangle, \langle s_2, v_2 \rangle \in \mathbb{R}_X$

(b)k>0:

We consider the following regions as

$$\begin{array}{c} \overset{\delta \ i+1}{<} & \overset{\delta \ i+1}{>} \\ <(\ s_1^{(i)}, s_2^{(i)}\), \ v_i \not > \Rightarrow <(\ s_1^{(i+1)}, s_2^{(i+1)}\), \ v_{i+1} > \\ of \ G_1 \ \parallel G_2 \ (0 \leq i \leq k). \\ (i) <(\ s_1^{(0)}, s_2^{(0)}\), \ \alpha \ _0 > = <(\ s_1, s_2\), \ [v] > \\ (ii) <(\ s_1^{(i)}, s_2^{(i)}\), \ \alpha \ _i \not > \Rightarrow <(\ s_1^{(i+1)}, s_2^{(i)+1}\), \ \alpha \ _{i+1} > \\ (iii) <(\ s_1^{(i)}, s_2^{(i)}\), \ \alpha \ _i \not > \in X \end{array}$$

<($s_1^{(k)}, s_2^{(k)}$), $\alpha_k \ge \in X$ is inductively derived from <(s_1, s_2), $[v] \ge$. As $v' \in \alpha_k \cup \alpha_{k+1}$ by $\delta = \delta_1 + ... + \delta_k + \delta$ ', we get the following transition:

$$<(s_1^{(k)}, s_2^{(k)}), \alpha_k > \Rightarrow <(s_1^{'}, s_2^{'}), \alpha_{k+j} >.$$

Therefore clearly there exists $< s_2^{'}, v_2^{'} >$ such that

$$<$$
s₂,v₂ $> \Rightarrow <$ s₂',v₂'> and (1',v₁'>,2',v₂'>) \in R_X.

3.2.3. Verification algorithm of timed weak simulation

We define the verification algorithm of a timed weak simulation as follows:

Definition 14(*Verification algorithm of a timed weak simulation*)

For the concrete specification G_L and the abstract specification G_H we construct $G_L \parallel G_H$, and the region graph $R(G_L \parallel G_H)$. In this case, we define the verification algorithm in order to verify whether there exists a timed weak simulation from G_L to G_H . Basically first we define $X^{(0)}$, and inductively compute $X^{(k+1)}$ from $X^{(k)}$. First if EXT₂ does not contain EXT₁, there does not exists a timed weak simulation relation. If EXT₁ \subseteq EXT₂, we compute the followings:

- (1)First we compute the relation $X^{(0)} = Q_{GL \parallel GH}$, and initialize k by k:=0.
- (2)Next we inductively compute $X^{(k+1)}$ from $X^{(k)}$ by repeating the following procedures ($k \ge 0$)

(a)
$$X^{(k+1)} = 0$$

and return (2)(a).

(b)If $R(\langle s_1, v_1 \rangle, \langle s_2, v_2 \rangle) \in X^{(k)}$, we set $X^{(k+1)} = X^{(k+1)} \cup \{R(\langle s_1, v_1 \rangle, \langle s_2, v_2 \rangle)\}$ when the two following conditions are satisfied. (i)For every $\sigma \in EXT$, if there exists $\langle s_1, v_1 \rangle$ -such that $\sigma \qquad \sigma \qquad \langle s_1, v_1 \rangle \Longrightarrow \langle s_1', v_1' \rangle$ and $\langle s_2, v_2 \rangle \Longrightarrow \langle s_2', v_2' \rangle$

$$R(,) \stackrel{\circ}{\Longrightarrow} R(,), and R(,) \in X^{(k)}.$$

(ii) If wait($\langle s_1, v_1 \rangle$), for every succi \subseteq SUCC,

$$\begin{array}{l} \underset{k \in \{1, 1, 2\}, \} \implies R(,) \\ \text{and } R(,) \in X^{(k)}. (i=0,1) \\ \text{(c) If } X^{(k+1)} = X^{(k)}, \text{ go to (3). If } X^{(k+1)} \neq X^{(k)}, \text{ set } k := k+1, \end{array}$$

(3) If $X^{(k+1)}$ includes $\mathbb{R}(\langle s^{init}_1, \mathbf{0} \rangle, \langle s^{init}_2, \mathbf{0} \rangle)$, we decide X is a timed weak simulation relation. If not so, we decide X is not a timed weak simulation relation.

As this algorithm can be formalized as the greatest fixpoint computation, the algorithm terminates.

3.3. Stepwise refinement design method

We represent both the abstract specification and the concrete one by nondeterministic timed automata, and verify the consistencies between them by a timed weak simulation relation.

Definition 15(*Stepwise refinement design method*)

The stepwise refinement design method of real-time software consists of the following procedures. We illustrate it in Figure 5.

- (1)First we decide task priorities and parameters by WCRT, and specify $TASK_i^{(0)}$ by timed automata (i=1,...,n), where n is a number of tasks and (0) is the level of refinement.
- (2)Next we refine $TASK_i^{(k)}$ into $TASK_i^{(k+1)}$, and specify $TASK_i^{(k+1)}$ by timed automata ($k \ge 0$).
- (3)Finally, we construct $SOFT^{(k)} = TASK_1^{(k)} \parallel ... \parallel$ $TASK_n^{(k)}$ and $SOFT^{(k+1)} = TASK_1^{(k+1)} \parallel ... \parallel$ $TASK_n^{(k+1)}$. We revise $SOFT^{(k+1)}$ until there exists a timed weak simulation relation from $SOFT^{(k+1)}$ to $SOFT^{(k)}$.
- (4)We repeat the above step (1)-(3), and specify the final one. $\hfill\square$

4. Example of refinement design

In this paper, we show our proposed method effective by a plant system.

4.1. Design support system

In this paper, we implement our proposed method as design support system as shown in Figure 6. The design support system is implemented by C++ language(7000 lines) on Sun Blade1000(CPU UltraSPARC-III 900MHz, Main memory 1GB).



Fig.5 Image of a hierarchical refinement design method



Fig.6 Configuration of the design support system

4.2. A plant system

The plant system is an embedded real-time system, and behaves by fixed priority preemptive scheduling.



Fig.7 Architecture of the plant system

The plant system is shown in Figure 7. The plant system samples data from Sensor, and controls Valve, and outputs information on Display. If Sensor is in bad condition, this information is announced to administrator by Lamp. Even if Sensor is in bad condition, the plant system continue to behave by control data. The real-time software of the plant system consists of two periodic tasks such as SAMPLER and MANAGER. The two tasks communicate with each other by QUEUE.

We explain each task and resource as follows: (1)A periodic task SAMPLER:

We design SAMPLER as $T_1=20$ and $C_1=6$. SAMPLER samples signals from Sensor, and decides the state of the plant by analyzing signals. If the state changes, SAMPLER sends control data to MANAGER via QUEUE (This processing takes at least 5 time). If the state does not change, SAMPLER does not send control data (This processing takes at least 3 time).

(2)A periodic task MANAGER:

We design MANAGER as $T_2=20$ and $C_2=10$. MANAGER receives control data from SAMPLER via QUEUE. If there exists data in QUEUE, MANAGER analyzes the data, and controls Valve, and indicates system information on Dispaly (This processing takes at least 8). If there does not exist data, MANAGER updates system information on Display(This processing takes at least 4).

(3)Shared resource QUEUE:

QUEUE can store two data, and is used for task commmunications. The access to QUEUE takes 1.

In this paper, we think the plant system is implemented by rate monotonic scheduling. Therefore this rate monotonic scheduling algorithm assigns priorities to tasks based on their periods: the shorter the period, the higher the priority. Moreover, we assume Di=Ti (i=1,2). We compute WCRT(Worst Case Response Time) [15]. From the results, we can determine two tasks are schedulable. The parameters are shown in Table 1.

Table 1 List of timed parameters of tasks

task	Ti	Ci	Bi	Ri
SAMPLER	20	6	1	7
MANAGER	30	10	0	16

4.2.1. Specification of the plant system

We design the plant system, and specify it by timed automata.

First we show external events in Table 2. External events are classified into three types such as system call, task control and API(APplication Interface).

Table 2 List of external task events

ТҮРЕ	EXTERNAL EVENT	EXPLANATION	
system call	starti	task start	
system call	endi	task terminate	
system call	push_queue	send to QUEUE	
system call	pop_queue	Receive from	
		QUEUE	
task control	dispatchi	CPU assignment	

API	read_sensor	Sensor input
API	write_lamp	Lamp output
API	write_display	Display output
API	write_valve	Valve output

Next we show the shared resource QUEUE in Figure 8.



Fig. 8 Specification of the shared resource QUEUE

Next we design the abstract specifications **SAMPLER**⁽⁰⁾ and **MANAGER**⁽⁰⁾, and specify them by timed automata, and show them in Figure 9 and 10. In abstract specification, we specify only external events and abstract behaviors. For example, we specify **SAMPLER**⁽⁰⁾ by nondeterministically behaving write_lamp.



Fig. 9. Specification of the periodic task **SAMPLER**⁽⁰⁾



Fig. 10. Specification of the periodic task MANAGER⁽⁰⁾

design the concrete Finally we specifications SAMPLER⁽¹⁾ and MANAGER⁽¹⁾, and show them in Figure 11 and 12. We refine the abstract specification into the concrete one by adding internal behaviors, transforming nondeterministic behaviors into deterministic behaviors and specifying detailed timing constraints. For example, SAMPLER⁽¹⁾ executes read sensor once or SAMPLER⁽¹⁾ twice, and if it fails, executes make alternate data. As the deviation of control data is larger the processing of write valve takes longer time, in MANAGER⁽¹⁾, derivation Small takes 1, derivation Medium takes 2 and derivation Large takes 3.



Fig. 11. Specification of the periodic task **SAMPLER**⁽¹⁾



Fig. 12. Specification of the periodic task MANAGER⁽¹⁾

4.2.2. Verification experiment

We verify whether **SOFT**⁽¹⁾ « **SOFT**⁽⁰⁾ holds true or not using our design support system, where the abstract specification is defined as **SOFT**⁽⁰⁾=**SAMPLER**⁽⁰⁾ || **MANAGER**⁽⁰⁾ || **QUEUE**, the concrete specification is defined as **SOFT**⁽¹⁾=**SAMPLER**⁽¹⁾ || **MANAGER**⁽¹⁾ || **QUEUE**. We measured required memory and execution time using ps command, and show them in Table 3. In region graph **R**(**SOFT**⁽⁰⁾ || **SOFT**⁽¹⁾), the number of the equivalence classes is 62367, the number of regions of **Q SOFT**⁽⁰⁾ || **SOFT**⁽¹⁾ is 1645498 and the number of members of region weak simulation X is 1408290.

Table 3. List of results of experiments

the num. of	the num. of	the num. of clocks	required memory	execution time
regions	transitions	10	225744	(2.20)
1645498	3406342	10	325744 kB	62.30min

The members of the set X, which are contained in the region weak simulation relation are the followings:

 $\geq 0] >, <(done_{1-1}, un_{2-2}, reference_{1}), [t_1 = 7, x_1 = 0, t_2 = 10, x_2 = 0, y_2 = 0] >, <(done_{3-1}, run_{4-4}, 1element), [t_3 \le 7, x_3 \ge 0, 2 \le t_4 \le 9, x_4 \ge 1, y \ge 0] >),$

.....

For example, we focus on

 $\begin{array}{l} R(<(run_{1-3}, run_{2-2}, empty), [t_1 \leq 7, x_1 \geq 0, t_2 \leq 16, x_2 \geq 0, y \geq 0] >, <(run_{3-4}, run_{4-4}, empty), [t_3 \leq 5, x_3 \geq 0, \ 2 \leq t_4 \leq 9, x_4 \geq 1, y \geq 0] >). \end{array}$

Here we consider the followings:

$$<\operatorname{run}_{1-3}, [t_{1} \leq 7, x_{1} \geq 0] > \xrightarrow{\varepsilon \quad \text{push}_\text{queue } \varepsilon} \rightarrow \qquad \Rightarrow < \operatorname{done}_{1-1}, [t_{1} \leq 7, x_{1} \geq 0] >,$$

$$<\operatorname{run}_{3-4}, [t_{3} \leq 5, x_{3} \geq 0] > \xrightarrow{\varepsilon \quad \text{push}_\text{queue } \varepsilon} \rightarrow \qquad \Rightarrow < \operatorname{done}_{3-1}, [t_{3} \leq 7, x_{3} \geq 0] >$$

<empty, $[y \ge 0] > \Rightarrow \rightarrow \Rightarrow <$ 1element, $[y \ge 0] >$. Therefore, we can get the followings:

 $\begin{aligned} & R(<(\text{done}_{1-1},\text{run}_{2-2},\text{1element}), [t_1 \leq 7, x_1 \geq 0, t_2 \leq 16, x_2 \geq 0, y \\ & \geq 0] >, <(\text{done}_{3-1},\text{run}_{4-4},\text{1element}), [t_3 \leq 7, x_3 \geq 0, \ 2 \leq t_4 \leq 9, x_4 \geq 1, y \geq 0] >). \end{aligned}$

As an initial region is contained in X, **SOFT**⁽¹⁾ $\langle \langle$ **SOFT**⁽⁰⁾ is satisfied. Namely, there exists a timed weak simulation from the concrete specification to the abstract one.

Though the verification cost is large, we can specify both the abstract and the concrete specifications of real-time software using timed automata, and automatically verify whether there exists a timed weak simulation from the concrete specification to the abstract one.

5. Conclusion

In this paper, we have proposed the following stepwise refinement design methodology of real-time software.

- (1)First as we extend general timed automata by distinguishing between internal and external events, this timed automata are suitable for stepwise specifying and designing real-time software.
- (2)Next we automatically verify whether there exists a timed weak simulation relation from the concrete specification to the abstract one.

To the best of our knowledge, a timed weak simulation verification methods of timed automata have never been developed before now.

We are now planning to do the following works:

- (1)We will develop the effective verification techniques such as Assume-Gurantee and Abstraction in order to verify large software.
- (2)We will apply our proposed method to practical problems.

References

- [1]J.W.S. Liu. : Real-Time System, Prentice-Hall (2000).
- [2]K.M. Kavi. : Real-Time Systems, Abstractions, Languages, and Design Methodologies, IEEE Computer Society (1992).
- [3]R. Alur, D.L. Dill. : A theory of timed automata, Theoretical Computer Science, Vol. 126, pp.183-235 (1994).
- [4]Giorgio C. Buttazzo. : Hard Real-Time Computing Systems, Kluwer Academic Publishers (1987).
- [5]R. Milner. : Communication and Concurrency, p.260, Prentce Hall (1989).
- [6]R.H. Thayer, M. Dorfman. : System and Software Refinements Engineering, IEEE Computer Society (1990).
- [7]R. Alur, L. Fix, T.A. Henzinger. : Event-Clock Automata: A Determinizable Class of Timed Automata, in Proc. of CAV'94, LNCS 818, pp.1-13 (1994).
- [8]C. Dima. : Removing slient transitions from event-clock automata, in Proc. of CITTI 2000, pp 75-81 (2000).
- [9]R. Milner. : Operational and Algebraic Semantics of Concurrent Processes. Handbook of Theoretical Computer Science, Volume B: Formal Models and Sematics, J. van Leeuwen, ed., North-Holland Pub. Co./MIT Press, pp. 1201-1242 (1990).
- [10]A. Pnueli. : Linear and Branching Structures in the Semantics and Logics of Reactive Systems. ICALP 1985, volume 194 of LNCS, pp. 15-32 (1985).
- [11]K. Cerans. : Decidability of bisimulation equivalences for parallel timer processes. LNCS 663, pp.269-300, Springer Verlag (1992).
- [12]S.Tasiran, R.Alur, R.P.Kurshan, and R.K.Brayton. : Verifying Abstractions of Timed Systems. LNCS 1119, pp.546-562, Springer Verlag (1996).
- [13]V.Braberman, M.Felder. : Verification of Real-Time Designs: Combining Scheduling Theory with Automatic Formal Verification, LNCS 1687, pp.494-510(1999)
- [14] T. Henzinger, X. Nicollin, J. Sifakis, S. Yovine. : Symbolic model checking for real-time systems, Information and Computation 111, pp.193–244(1994).
- [15]M.Joseph. : Real-Time System Specification, Verification and Analysis. Prentice Hall (1996).
- [16]R. Alur, T.A. Henzinger, P.-H. Ho. : Automatic symbolic verification of embedded systems. IEEE Trans. on Software Engineering 22(3), pp.181-201(1996).
- [17]T.A. Henzinger, P.W. Kopke, A. Puri, and P. Varaiya. : What's decidable about hybrid automata?

Journal of Computer and System Sciences 57, pp.94–124(1998).



Satoshi Yamane received the Ph.D in Computer Science from Kyoto University in 1997. He was an Associate Professor at Kagoshima University in 1999. He jointed Kanazawa University, and is currently a Professor. His research interests include formal verification of real-time and hybrid systems. He

is a member of ACM, IEEE, and EATCS.