**KT-64: A New Block Cipher Suitable to Efficient FPGA Implementation**

**Nguyen Hieu Minh, Nguyen Thien Luan, and Luu Hong Dung**  
Faculty of Information Technology, Le Qui Don Technical University  
100 Hoang Quoc Viet, Ha Noi, Viet Nam

**Summary**  
This paper proposes a new block cipher called KT-64. We make a cipher using components that are believed secure. The structure of KT-64 is very simple, strong and efficient. We use the controlled substitution-permutation networks (CSPNs) based on controlled elements (CEs) for designing fast block cipher suitable to cheap hardware implementation. Security estimations of KT-64 cipher show that proposed cipher is high-level security. The synthesis results for hardware implementation (FPGA) prove that KT-64 is very efficient new cipher.

**Keywords**  
Block cipher, Data-dependent operations, Hardware implementation.

1. **Introduction**  
Security is a primary requirement of any wired and wireless communication. Encryption algorithms are meant to provide secure communications applications. Optimizations of the existing security standards as well as novel designs are proved issues of major importance in order the high needs for security to be satisfied.

The growing requirements for high-speed, high level secure communications forces the system designers to propose the hardware implementation of cryptographic algorithms. However, cryptographic algorithms impose tremendous processing power demands that can be a bottleneck in high-speed networks.

FPGA devices are a highly promising alternative for implementing block cipher algorithms. Compared to software-based implementations, FPGA implementations can achieve superior performance. The fine-granularity of FPGAs matches extremely well the operations required by block cipher algorithms (e.g., bit-permutations, bit-substitutions, look-up table reads, Boolean functions) [1].

As a result, such operations can be executed more efficiently in FPGAs than in a general-purpose computer. Furthermore, the inherent parallelism of the algorithms can be efficiently exploited in FPGAs as opposed to the serial fashion of computing in a processor environment. At the cryptographic-round level, multiple operations can be executed concurrently.

The use of data-dependent transformations has been an area of increasing interest for the designers of ciphers. Data-Dependent Permutations (DDP) has attracted much attention the last few years in cryptography [2-4]. DDP based are competitive with the other well used encryption algorithms, such as AES, for different variants of hardware implementation [4-5]. Recently a class of the advanced DDP-like Operations (DDOs) has been proposed [6] to increase the efficiency of the hardware implementation of the DDO-based ciphers. In particular, data-dependent (DD) operations (DDOs) provide a fast and simple cryptologic primitive when implemented in hardware [7].

Efficiency of the Data-Dependent operations was demonstrated with examples of ciphers RC5 [8], RC6 [9], and MARS [10], which are based on DD rotations with 32 different modifications.

In this paper, we propose a new block cipher KT-64 with 64-bit block length and 128-bit key length based on DDOs, which is suitable to efficient FPGA implementation. KT-64 has an 8-round iterative structure which is a variant of generalized controlled substitution-permutation networks (CSPNs).

Furthermore, two architectures for new block cipher are considered. The Basic Looping Architecture, where only one round is implemented, and the Full Loop Unrolling Architecture, where the rounds are fully unrolled with pipeline stages between the consecutive rounds. The performance metrics that are used for the ciphers comparison are: (1) throughput, defined as the number of bits encrypted (decrypted) in a unit of time, (2) throughput per slice that measures the hardware resource cost associated with the implementation resulting throughput.

This paper is organized as follows: In section 2, the elementary building blocks theory is described. Section 3 describes the structure of the new block cipher: eight-round KT-64 with 64-bit data input and 128-bit key length. Section 4 presents the results on security estimations. Section 5 presents the FPGA synthesis results and comparisons of the proposed cipher with other block ciphers. Finally, conclusion.
2. Controlled Substitution-Permutation Networks as Variable operations

The controlled operations are implemented as uniform CSPNs constructed using the minimum size CEs as standard building blocks (Figure 1a show general topology of CSPN). Let CSPN with m-bit input and n-bit output be controlled with m-bit vector v. Then we shall denote such CSPN as controlled operation \( F_{\text{m,n}} \). Selecting a set of the fixed permutations connecting active layers, we define some particular topology of controlled operation. Each active layer represents \( n/2 \) parallel CEs. A minimum size CE is denoted as the \( F_{2/1} \) box. It transforms two-bit input vector \((x_1, x_2)\) into two-bit output \((y_1, y_2)\) depending on a controlling bit \( v \).

A CE can be represented as a pair of the \( 2 \times 2 \) substitutions (elementary S-boxes) selected depending on bit \( v \) (Figure 1b) with substitution \( S_1 \) (if \( v = 0 \)) and \( S_2 \) (if \( v = 1 \)) on two-bit vectors. Such substitutions are denoted as \( F^{(0)}_{2/1} \) and \( F^{(1)}_{2/1} \) and CE implements the transformation \((y_1, y_2) = F^{(v)}_{2/1}(x_1, x_2)\).

The \( F_{2/1} \) element can be also represented with a pair of BFs in three variables. Advance of the DDO-based ciphers design, is to select and use non-linear CE with maximum non-linearity \( NL \) for balanced BFs. Each modification of CEs should be bijective transformation \((x_1, x_2) \rightarrow (y_1, y_2)\). Each modification of CEs should be involution.

Types of the CSPNs constructed using CEs \( F_{2/1} \) can be applied as DDO suitable to designing fast hardware-oriented ciphers. For FPGA implementation, that has gained highly significant practical importance, all types of the CEs \( F_{2/1} \) are implemented using two 4-bit cells (Figure 1c), each implementing a Boolean Function (BF) with three variables. Advance of the DDO-based ciphers design, is to select and use nonlinear CE with maximum non-linearity.

In [7] has show that with CEs \( F_{2/1} \) are divided into four subclasses \{\( S_{2/1} \), \( R_{2/1} \), \( Z_{2/1} \), \( L_{2/1} \)\}. The most interesting subclasses of CEs – namely \( \{R_{2/1}\} \) and \( \{S_{2/1}\} \) – for each specific type of CE also include its inverse element, it means that \( S_{2/1}^{-1} = S_{2/1} \) and \( R_{2/1}^{-1} = R_{2/1} \). The subclasses \( Z_{2/1} \) and \( L_{2/1} \) be without such property, but \( L_{2/1}^{-1} = Z_{2/1} \) and \( Z_{2/1}^{-1} = L_{2/1} \). When designing controlled operational blocks \( F_{\text{m,n}} \) for cryptographic applications, the order of controlled operations is interested specially. In this paper, block \( F_{\text{m,n}} \) \( (F_{32/96}, F_{16/16}) \) will be chosen as this block satisfies all the requirements for avalanche effect in proposed algorithm (proven in section 4) and it has the simplest structure so it will be perfectly suitable for constructing high performance algorithm.

Besides the \( NL \) value, differential characteristics (DCs) of the CE are important to characterize CEs as cryptographic primitives. Differential characteristics (DCs) of the \( F_{\text{m,n}} \) boxes are defined by their topology and DCs of the elementary controlled boxes used as main building blocks while constructing the \( F_{\text{m,n}} \) boxes. As a general case, the differences passing through the \( F_{2/1} \) element are shown in figure 3, where \( p(\Delta x / \Delta x, \Delta x) \) is probability to have the output difference is \( \Delta y \), if the input difference is \( \Delta x \) and the difference at the controlling input is \( \Delta x \) (indices indicate the number of non-zero bits in corresponding differences).
According to DCs, all non-linear elements $F_{2/1}$ (the $S_{2/1}$ type CEs) shows in table1 [7].

<table>
<thead>
<tr>
<th>$i$</th>
<th>$j$</th>
<th>$k$</th>
<th>$S_{2/1}$</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>$\frac{1}{4}$</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>$\frac{1}{4}$</td>
</tr>
<tr>
<td>2</td>
<td>0</td>
<td>1</td>
<td>$\frac{1}{4}$</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>$\frac{1}{4}$</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>$\frac{1}{4}$</td>
</tr>
<tr>
<td>2</td>
<td>1</td>
<td>0</td>
<td>$\frac{1}{4}$</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>$\frac{1}{4}$</td>
</tr>
<tr>
<td>2</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table>

The results of the study of avalanche effect of different types CEs $F_{2/1}$ used in controlled operational block $F_{n/m}$ show that element types of $S$ and $L$ are with the best avalanche effect [7]. However, the element $L$ does not have the reversibility property as mentioned above, thus in designing KT-64 algorithm the element $S_{2/1}$ will be selected.

3. **Design of the Cipher KT-64**

In this section, we list brief description of design principles of KT-64:

1. Design new cipher with the goal of having low hardware implementation costs.
2. The encryption algorithm should be an iterated 64-bit block cipher and 128-bit key length.
3. The structure of KT-64 is generalized CSPN-like. Since encryption process is simply converted into decryption process, implementation of the circuit supporting both encryption and decryption processes does not require much more cost than the encryption-only circuit.
4. The cipher should be fast, in the case of frequent key refreshing. KT-64 using simple key scheme, so sure have to be key agile.

The KT-64 is a 64-bit block cipher using CSPNs that supports 128-bit key length. The general structure of the KT-64 is showed in figure 4. The procedure $\text{Crypt}(e)$ is described figure 5.
Table 2: The key scheduling in KT-64 (j = 9 corresponds to final transformation)

<table>
<thead>
<tr>
<th>No. rounds j</th>
<th>1</th>
<th>2</th>
<th>3</th>
<th>4</th>
<th>5</th>
</tr>
</thead>
<tbody>
<tr>
<td>Enc Q/U</td>
<td>K1/K2</td>
<td>K1/K2</td>
<td>K1/K2</td>
<td>K1/K2</td>
<td>K1/K2</td>
</tr>
<tr>
<td>Dec Q/U</td>
<td>K1/K2</td>
<td>K1/K2</td>
<td>K1/K2</td>
<td>K1/K2</td>
<td>K1/K2</td>
</tr>
<tr>
<td>Enc Q/U</td>
<td>K1/K2</td>
<td>K1/K2</td>
<td>K1/K2</td>
<td>K1/K2</td>
<td>K1/K2</td>
</tr>
<tr>
<td>Dec Q/U</td>
<td>K1/K2</td>
<td>K1/K2</td>
<td>K1/K2</td>
<td>K1/K2</td>
<td>K1/K2</td>
</tr>
</tbody>
</table>

Ciphering procedure of KT-64 is described as follows:

\[ C = T^{e=0}(M, K) \]
\[ M = T^{e=1}(C, K) \]

where M is the plaintext, C is the ciphertext \((M, C \in \{0,1\}^n)\), T is the transformation function, and \(e \in \{0,1\}\) is a parameter defining encryption \((e=0)\) or decryption \((e=1)\) mode.

First data block is divided into two 32-bit subblocks \(L\) and \(R\) and then using the procedure Crypt \((e)\) eight encryption rounds are performed. The last round is followed by final transformation \((FT)\).

The encryption algorithm is as follows:

1. For \(i = 1\) to \(7\) do:
   \[ (L, R) \leftarrow \text{Crypt}^e(L, R, Q, U); \]
   \[ (L, R) \leftarrow (R, L); \]
2. Perform transformation:
   \[ (L, R) \leftarrow \text{Crypt}^e(L, R, Q, U); \]
3. Perform final transformation:
   \[ (L, R) \leftarrow (L \oplus Q, R \oplus U); (L, R) \leftarrow (L, R); \]
4. The 96-bit controlling vectors \(V\) and \(V'\) corresponding to the \(F_{32/96}\) and \(F'_{32/96}\) boxes is formed with the extension box \(E\) described as follows:

The controlling vector \(V\) contains \(s\) components, where \(s = 6\) is the number of the layers in the \(F_{32/96}\) box, i.e. \(V = (V_1, V_2, V_3, V_4, V_5, V_6)\).

\[ E(X) = V = (V_1, V_2, V_3, V_4, V_5, V_6) \]

Where bits \(v_i\) correspond to vector \(V = (v_1, v_2, ... , v_32)\) that is input of the \(E\)-box and the output vector is \(V' = (V_1', V_2', ..., V_6')\).

Design of the operational boxes \(F_{32/96}\) (\(S_{32/96}\)) includes the following two items: (1) selection of the fixed permutations between active layers and (2) selection of the types of active layers.

Initially, we construct the \(F_{8/12}\) (figure 6a) and \(F'_{8/12}\) boxes (figure 6b) containing three active layers are used as main building blocks while constructing the six layer boxes \(F_{32/96}\) (figure 6c) and \(F'_{32/96}\) (figure 6d). The boxes \(F_{32/96}\) and \(F'_{32/96}\) that are mutual inverses (the box \(F'_{32/96}\) is constructed inverse with box \(F_{32/96}\)).

The CSPNs implements the \(F_{8/12}\) and \(F'_{8/12}\) operations built up using the \((i,j)\) elements as standard building block.

The fixed permutation involution \(I\) corresponding to connections between four parallel boxes \(F_{8/12}\) and four parallel boxes \(F'_{8/12}\) in \(F_{32/96}\)-box is described as follows:

Due to symmetric topology the difference between the boxes $F_{32/96}$ and $F^{-1}_{32/96}$ consists only in the use of the controlling vector components $V_1, V_2, ..., V_6$.

Then, construct structure of the $F_{16/16}$-box (figure 7):

![Figure 7. Topology of the $F_{16/16}$-box.](image)

KT-64 use 4×4 S-box substitutions: direct ones $S_0, ..., S_3$ and inverses $S_0^{-1}, ..., S_3^{-1}$ boxes (specified in table 3). Four 4×4 S-boxes of the DES cipher (one from each of eight 6×4 S-boxes) have been selected as the $S_0, ..., S_3$ boxes of KT-64 in order to inspire a high level of public confidence that no trapdoor are inserted in KT-64. Similar justification of the S-boxes selection has been earlier used in the design of the Serpent cipher [11].

The permutational involution $P$ is described as follows:


<table>
<thead>
<tr>
<th>S</th>
<th>0</th>
<th>1</th>
<th>2</th>
<th>3</th>
<th>4</th>
<th>5</th>
<th>6</th>
<th>7</th>
<th>8</th>
<th>9</th>
<th>10</th>
<th>11</th>
<th>12</th>
<th>13</th>
<th>14</th>
<th>15</th>
</tr>
</thead>
<tbody>
<tr>
<td>$S_0$/$S_0^{-1}$</td>
<td>14/14</td>
<td>4/3</td>
<td>13/4</td>
<td>1/8</td>
<td>2/1</td>
<td>15/12</td>
<td>11/10</td>
<td>8/15</td>
<td>3/7</td>
<td>10/13</td>
<td>6/9</td>
<td>12/6</td>
<td>5/11</td>
<td>9/2</td>
<td>0/0</td>
<td>7/5</td>
</tr>
<tr>
<td>$S_1$/$S_1^{-1}$</td>
<td>3/9</td>
<td>13/10</td>
<td>4/5</td>
<td>7/0</td>
<td>15/2</td>
<td>2/15</td>
<td>8/12</td>
<td>14/3</td>
<td>12/6</td>
<td>0/13</td>
<td>1/11</td>
<td>10/14</td>
<td>6/8</td>
<td>9/1</td>
<td>11/7</td>
<td>5/4</td>
</tr>
<tr>
<td>$S_2$/$S_2^{-1}$</td>
<td>3/9</td>
<td>10/1</td>
<td>0/8</td>
<td>9/14</td>
<td>14/5</td>
<td>6/13</td>
<td>3/7</td>
<td>15/4</td>
<td>5/11</td>
<td>1/15</td>
<td>13/2</td>
<td>12/0</td>
<td>7/12</td>
<td>11/10</td>
<td>4/9</td>
<td>2/3</td>
</tr>
<tr>
<td>$S_3$/$S_3^{-1}$</td>
<td>1/12</td>
<td>4/0</td>
<td>11/15</td>
<td>13/5</td>
<td>12/1</td>
<td>3/13</td>
<td>7/10</td>
<td>14/6</td>
<td>10/11</td>
<td>15/14</td>
<td>6/8</td>
<td>8/2</td>
<td>0/4</td>
<td>5/3</td>
<td>9/7</td>
<td>2/9</td>
</tr>
</tbody>
</table>

### 4. Security Estimations

#### 4.1 Nessie Test

Investigation of statistic properties of KT-64 has been carried out with standard tests, which have been used in [12] for testing five AES finalists. Our research results have shown that three rounds of KT-64 are sufficient to satisfy the test criteria. Thus, KT-64 possesses good statistical properties like that of AES finalists.

#### 4.2 Differential Cryptanalysis

The resistance of a block cipher against differential cryptanalysis [13] depends on the maximum probability of differential characteristics, which are paths from the plaintext difference to the ciphertext difference. Formation schemes of the characteristic corresponding to the difference $(\Delta^L, \Delta^R_0)$ and $(\Delta^L_0, \Delta^R)$ are presented in figures 8, 9, 10, 11, 12, 13. Three cases will occur:

- One active bit $\Delta^L_1$ passes through the left of the left branch of the KT-64 (figures 8 and 9).
- One active bit $\Delta^L$ passes through the right of the left branch of the KT-64 (figures 10 and 11).
- One active bit $\Delta^L_1$ passes through the right branch of the KT-64 (figures 12 and 13).

![Figure 8. Formation of the one-round differential characteristic with the difference $(\Delta^L, \Delta^R_0) \rightarrow (\Delta^L_0, \Delta^R)$ with probability $P_1 = 2^{-44}$.](image)
Figure 9. Formation of the two-round iterative differential characteristic with the difference \((\Delta^1_{L_1}, \Delta^0_{R_0}) \rightarrow (\Delta^0_{L_0}, \Delta^1_{R_1})\) with probability \(P_2 = 2^{-30}\).

Figure 10. Formation of the one-round differential characteristic with the difference \((\Delta^1_{L_1}, \Delta^0_{R_0}) \rightarrow (\Delta^2_{L_2}, \Delta^1_{R_1})\) with probability \(P_1 = 2^{-24}\).
Figure 11. Formation of the two-round iterative differential characteristic with the difference \((\Delta L_0, \Delta R_1) \rightarrow (\Delta L_1, \Delta R_0)\) with probability \(P_2 = 2^{-26}\).

The best iterative differential characteristic are presented in Table 4, where \((\Delta L_1, \Delta R_0) \rightarrow (\Delta L_0, \Delta R_1)\) denote input and output differences, respectively.

Table 4: The Best Differential Characteristics KT-64

<table>
<thead>
<tr>
<th>Input difference</th>
<th>Output difference</th>
<th>(n)</th>
<th>(P_n)</th>
</tr>
</thead>
<tbody>
<tr>
<td>((\Delta L_0, \Delta R_0))</td>
<td>((\Delta L_0, \Delta R_0))</td>
<td>2</td>
<td>2^{-26}</td>
</tr>
<tr>
<td>((\Delta L_0, \Delta R_0))</td>
<td>((\Delta L_0, \Delta R_0))</td>
<td>2</td>
<td>2^{-20}</td>
</tr>
<tr>
<td>((\Delta L_0, \Delta R_0))</td>
<td>((\Delta L_0, \Delta R_0))</td>
<td>6</td>
<td>2^{-3}</td>
</tr>
<tr>
<td>((\Delta L_0, \Delta R_0))</td>
<td>((\Delta L_0, \Delta R_0))</td>
<td>6</td>
<td>2^{-3}</td>
</tr>
</tbody>
</table>

Table 4 shows that the probability of the existence of the differential trail after the second round is less than 2^{-26} and after the six round the probability of the differential trail is less than 2^{-78} thus 6 rounds is enough to prevent the difference cryptanalysis. In order for the security eight rounds is selected to prevent other types of attacks.

5. Architectures and FPGA Implementations

KT-64 is examined in hardware implementation by using two different architectures: the basic looping architecture (BLA), and the full loop unrolling architecture (FLUA) for FPGA device. Figures 14a and 14b show the block diagrams of BLA and FLUA implementations, respectively.

In the first one, only one round of cipher KT-64 is implemented in order to decrement the required hardware resources. The output of the basic round unit is buffered and one additional register is used for the input plaintext storage. During initialization the multiplexer chooses the plaintext and then chooses the output of the basic round unit. The major disadvantage of this architecture is the requirement of more clock cycles in order to perform the complete cipher. This is because for an \(n\)-round cipher, \(n\) clock cycle is required to perform encryption (8 for KT-64). The key expansion unit produces the appropriate round keys, which are stored and loaded in the used RAM blocks. One round of the encryption algorithm is performed by the Data Transformation Round Core. This core is a flexible combinational logic circuit and it is supported by an \(n\)-bit register and \(n\)-bit multiplexer (64-bit for KT-64). In the first clock cycle, the \(n\)-bit plaintext/ciphertext is forced into the data transformation round core. Then in each clock cycle, one round of the cipher is performed and the transformed data are stored into the register. According to BLA a 64-bit data block is completely transformed every 8 clock cycles for KT-64 (8 transformation rounds).

In a loop unrolling architecture where all \(n\)-rounds of the data encryption part and the key scheduling part are unrolled and implemented, the required hardware resources are increased. The key scheduling part is implemented with pipeline stages in order to balance the pipelining in each data encryption round. This approach minimizes the number of clock cycles required for encryption and increases the throughput. For an \(n\)-round cipher, \(n\)-rounds are unrolled, \(n\) pipeline stages are used and it is capable to process \(n\) data blocks simultaneously.

The pipelining architecture offers the benefit of the high-speed performance. The implementation can be applied in applications with hard throughput needs. This goal is achieved by using a number of operating blocks with a final cost to the covered area. The proposed architecture uses 8 basic round blocks for KT-64, which is cascaded by using equal number of pipelined registers. Based on this design approach, 8 of 64-bit data blocks can be processed at the same time for KT-64. Pipelined proposed architecture produces a new plaintext/ciphertext block every clock cycle.

Figure 12. a) block diagram of the BLA implementation, b) block diagram of the FLUA implementation.
KT-64 was captured by using VHDL, with structural description logic. The VHDL codes were synthesized for XILINX (Virtex) FPGA device [14], using the Xilinx ISE Design Suite v10.1 tool. Xilinx Virtex2 xc2v2000-6 FPGA was used for all the implementations of the KT-64. In table 5, the implementation results of the KT-64 are presented. In the same table comparisons with the most widely block ciphers are given.

<table>
<thead>
<tr>
<th>Architecture</th>
<th>Area (CLBs)</th>
<th>Frequency (MHz)</th>
<th>Throughput (Mbps)</th>
</tr>
</thead>
<tbody>
<tr>
<td>KT-64_BLA</td>
<td>605</td>
<td>80</td>
<td>640</td>
</tr>
<tr>
<td>Proposed</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>KT-64_FLUA</td>
<td>4840</td>
<td>94</td>
<td>6016</td>
</tr>
<tr>
<td>Proposed</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>TDES_BLA [1]</td>
<td>431</td>
<td>86</td>
<td>115</td>
</tr>
<tr>
<td>TDES_FLUA [1]</td>
<td>14240</td>
<td>108</td>
<td>6900</td>
</tr>
<tr>
<td>Proposed</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>IDEA_BLA [1]</td>
<td>1852</td>
<td>50</td>
<td>356</td>
</tr>
<tr>
<td>IDEA_FLUA [1]</td>
<td>11700</td>
<td>47</td>
<td>3008</td>
</tr>
<tr>
<td>Proposed</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Rijndael_BLA [15]</td>
<td>3528</td>
<td>25.3</td>
<td>294</td>
</tr>
<tr>
<td>Rijndael_FLUA [15]</td>
<td>2638</td>
<td>13.8</td>
<td>85.5</td>
</tr>
<tr>
<td>Proposed</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Twofish_BLA [15]</td>
<td>2666</td>
<td>13</td>
<td>104</td>
</tr>
</tbody>
</table>

In figure 15, throughput comparisons are presented between the proposed FPGA implementations of the KT-64 and the most widely block ciphers. The comparisons are made in terms of throughput and throughput-to-area ratio requirements. The throughput results are obtained by the following equation:

\[
\text{Throughput} = n \times \left( \frac{\#\text{bits}}{\#\text{cycles}} \right) \times \text{Frequency}
\]

where \#bits is the number of bits at the ciphers input, \#cycles is the number of clock cycles that the block cipher needs in order to encrypt/decrypt the 64-bit input and Frequency is the operation clock frequency. In the BLA implementation \( n \) is equal to 1, while in the FLUA implementation is equal to subsequent data blocks that each cipher can process in parallel. The throughput-to-area ratio reveals the hardware utilization efficiency of each implementation. It is only used in the non-feedback implementations.

The above synthesis results for implementations FPGA prove that the proposed cipher KT-64 achieves higher throughput values and covers lower area resources. In addition, it appears that its algorithmic philosophy matches better to the FPGA characteristics (due to the high Throughput/Area value).

6. Conclusion

In this paper, we propose a new fast cipher KT-64. This cipher is based on DDO transformations. Security analysis has show that the cipher is secure against know attacks. The cipher achieve high-speed rate in FPGA device. The implementation rate and area is compared with the most widely block ciphers. These comparisons prove the suitability of the proposed cipher for efficient FPGA implementations.
References


