Design and Analysis of a Dynamically Reconfigurable Shared Memory Cluster

Minakshi Tripathy**
Sambalpur University, Jyotivihar, Burla, Sambalpur, Orissa,India.

Dr. C.R. Tripathy.
Department of Computer Science and Engineering V.S.S. University of Technology, Burla,Sambalpur,Orissa,India.

Abstract
In recent years, the clusters have become a viable and less expensive alternative to multiprocessor systems. This paper proposes an architecture with a load balancing and a fault tolerant model for shared memory clusters. A task clustering algorithm, a Centralized dynamic load balancing model, a load balancing algorithm and a fault tolerant model are proposed for shared memory clusters. The results establish the proposed model to provide high runtime availability and efficient load balancing.

Keywords
Cluster availability, task clustering, task allotment, load balancing, fault tolerance, checkpoint recovery.

I. INTRODUCTION
The shared memory cluster systems have become popular since they offer high computing power at low cost [1-2]. Shared memory programs are usually shorter and easier to understand then equivalent message passing programs, and large or complex data structure may easily be communicated without marshalling. Dynamic clusters are connected by a central global interconnection network. Tasks of a program are defined to prevent data cache reloading during their execution through task clustering on scheduling algorithm based on macro data flow graph representation [3-4]. Processors can be switched between clusters with data in their caches. After switching, a processor writes data from its cache to the memory clusters. The notification of fault followed by recovery from the fault is an anomalous physical or environmental phenomenon. Faults can be classified into transient, sticky and permanent faults [21-23]. In case of transient faults, the disk system recovers after a small finite interval e.g. link down, switch down, bus busy, parity errors, hardware or software reboot, process crash, hang, and node freeze etc. The sticky faults require human intervention for correction e.g. power failure, cable unplugging, disk hang, read and/or write fault. A permanent fault is a fault that is continuous, persistent and stable due to an irreversible change. An error is at the manifestation of a fault. It is the undesired system behaviour due to which the system is not able to deliver services. A failure is the occurrence of undesired circumstances affecting services of the system. An analytical model describes system’s response to a fault. It is used to compute availability during faults with the rates of failures and repair of each component. Fault tolerance is provided through three stages including detection of faults, notification of fault followed by recovery from the fault and is followed by the allowing the data to be read on the fly by processors.
The checkpointing is used to restore the last non-faulty state (checkpoint) of the failing task (i.e. to recover from faults). The checkpoint is saved in advance into a stable storage and is restored with event of failures of a task [28-30].

The paper is organized into four parts. In the section 2, the proposed system architecture followed by a data flow graph and a clustering algorithm for task assignment is described. In the Section 3, a centralized dynamic load balancing model is proposed. The Section 4 presents a fault tolerant model for the shared memory cluster system followed by some theoretical analysis on the cluster behaviour in case of failure of node(s). The Section 5 is devoted towards the performance analysis of the proposed system. The results presented are the performances of the proposed models are evaluated and the results are compared with the previous works [5][10][13][17][24][25]. Finally, the Section 6 provides for the conclusions.

II. DESCRIPTION OF THE PROPOSED ARCHITECTURE

In this section, we propose a dynamically reconfigurable shared memory clusters architecture. The proposed shared memory cluster system architecture is illustrated in Fig 1.

![Fig. 1: Shared Memory Cluster System Architecture](image)

The proposed system is built of a number of processors (Pi), a controller memory (CM), a set of data memory module (Mi), a set of caches and a set of buses. A memory controller arbitrates accesses to a memory module through the inter cluster bus and intra cluster buses. All the data memory modules are placed in shared address space. All the processors attached to the intra cluster bus of a data memory module constitute a processor cluster. At a time, a processor can belong to a single cluster. All processors are connected to the inter-cluster bus. Each processor data cache is connected with one module permanently during the program execution and with another module that can be changed dynamically according to the program needs. The system can contain a number of elementary modules connected by a common global network.

The permanent connection to a memory module is meant for communication with large data sets. All other processors that require to use the results need to get connected to this memory bus dynamically. While a processor writes them to the memory module through the intra cluster memory bus, other processors observe the address that appear on the bus and fetch the data they need to their data cache. Such data operation is called read on the fly. A read on the fly following a processor switching into a cluster is called communication on the fly.

Tasks of a program are defined in order to prevent data cache reloading during their execution. A processor data cache has to be filled with all necessary data before a task starts. During task execution, a processor sends computation results only to the data cache without updating the memory module. To update the memory, a processor performs a special write module instruction. The results that are meant for other processors are written using new addresses. Such a single assignment principle avoids data, memory and cache consistency problems. To enter a cluster, a processor performs connect- bus instruction. The processor is switched from using one memory module to using another. Such changes are done at the end of a computation, just before the computation result are written from the data cache to a memory module and write the result to a new memory module. In this way, a processor can be switched to a new cluster to provide module and common new data from its data cache.

Each processor is equipped with a Bus request controller (BRC). An arbiter selects the highest priority level request (first writes are examined and if there is no write then reads in the inter-cluster bus arbiters) and allows a processor’s BRC to perform the transmission. The transmission starts only if the availability bit is set to ready. All writes and reads are acknowledged to the arbiter. If the data are unavailable, the transmission is suspended and an attempt is made for request with the same priority level. If there is no other request with the same priority or all the attempts have failed, then a negative acknowledgement is sent to the arbiter. On the fly, read requests are stored in the BRC in a separate bus snooping table. When BRC finds a source address on the bus equal to the source address of its move or
cache pre-fetch request stored in the table, it reads data from the bus. Then the data is sent to the data cache and the memory module according to the target address. After a read request is completed, it is removed from the table and is also removed from the request queue. The next subsection describes the task clustering on the proposed architecture.

A. Task Clustering

The initial program is first divided into subgraphs. Each such subgraph constitutes a separate parallel task. All data transfers between separate parallel tasks are executed via global communication network and creates a new larger parallel task by merging smaller tasks. The reduction in execution time is obtained by transforming global communication between separate small tasks into local communication performed inside a larger task. Such local communications may be executed on the fly, which further reduces their execution time. For a given task ‘T’, following two functions are defined.

a) \( \text{FT comp (t)} \): It determines the execution time of task T of computation nodes on a time axis i.e. the number of potentially concurrent computations.

b) \( \text{FT comm (t)} \): It determines the execution times of nodes in a computation graph of task T i.e. the number of concurrent communications on the fly.

For any task T, at any moment of its execution, the following function fulfills the constraints as below.

\[ \text{FT Comp (t)} \leq N, \quad \text{FT comm (t)} \leq M \]

where N is the number of processors and M is the number of shared memory modules.

1) Extended Macro-Data Flow Graph

An application program is first represented as the macro data – flow graph in which task nodes execute using data contained in processor cache. To describe activities of processors in dynamic cluster, special kinds of nodes in the program graph are introduced. Memory read nodes (R), memory write nodes (W), the intra-cluster memory bus arbiter nodes (CA), the inter-cluster global memory bus arbiter node (GA). Node R reads data from a memory module to the processor data cache for the subsequent task nodes. The node W writes data from the processor data cache to the cluster memory module. The R and W are labeled with volume of data. One read through the global bus and one write through the intra cluster bus can be done in parallel. Writes are done sequentially. An extended macro data flow program graph (EMDFG) transfers through the inter-cluster and intra-cluster buses is shown in Fig 2. An arbiter node is connected by bi-directional edges with many R and W nodes. It activates the node, which is ready for execution and has the highest priority. When the selected nodes are completed, it sends the token back to the arbiter. Task nodes can be mapped to the same processor. Data for task execution can be transferred through the processor cache. Then the respective write and read nodes disappear from the program graph as shown in Fig 3. A section in a program graph is a sub-graph, which is executed by a fixed subset of processors connected to the same memory module of the same cluster. After each switching of a processor to a cluster, new section is associated with section activations. The next subsection illustrates clustering mechanism with algorithms based on the macro data flow graph representation.

B. Clustering Mechanism

The proposed clustering method is based on the macro data flow and extended macro data flow representation of the program graph given in the Fig 2a and Fig 2b with mapping of tasks in Fig 3. It is assumed that all processors are connected to each other via a full interconnection network. If two adjacent computing nodes are mapped to
the same processor, the communication cost between them becomes zero. Otherwise, it is equal to the weight of an edge between these nodes. The proposed method has three distinct steps described below in following subsections.

a) Task cluster structuring
b) Task clustering
c) Task cluster merging

1) Task Cluster Structuring
In this subsection the proposed task cluster structuring is described followed by an algorithm. The communication subgraph (CS) of EMDFG is a subgraph containing a read node (R), a write node (W) which precedes this read in the graph and nodes of arbiters e.g CA and GA controlling transmissions. Critical path (CP) is the path going from the initial node to the end nodes whose execution time is the longest. It first selects the unexamined CS on CP. Next, a basic structure is selected which contains this CS. Finally, the selected CS is subjected to proper transformation. As a result, an equivalent program graph is obtained. An algorithm to implement the above is proposed below.

a) Algorithm (TCS)
Initialize the set S with all nodes.
Sort other read nodes from the considered CS in ascending order as per ready time (PT) and place them in a queue.
Transform the initial CS by converting all nodes from the set S to reads on the fly.
Determine execution time Te of transformed program graph
While queue Q is not empty.
  Pick the first node q from Q.
  Transform initial CS by converting all nodes from the set SU {q}
  Determine execution time t of current transformed CS.
  If   t <= Te
    S=SU{q}
    Te=t
  Else
    Break the loop
End If
End while
Set S to contain nodes to be included in a transformation
Finish

2) Task Clustering
A task clustering method supported by an algorithm is proposed below. The clustering algorithm is based on clustering technique and on observations, that converting a standard read operation to a read on the fly removes this read node from linear execution time of the graph. This read operation is then performed on the fly while the write takes place.

a) Algorithm (TS)
Set all communication sub graph (CS) as unexamined
Set parallel time (PT) as start time
While there exists an unexamined CS of CP that delay in arbiters
  Set unexamined CS with CP
  If CS’s write node has one successor node
    Unify CS’s write and read node cluster sequentially on the same processor
    Evaluate improvement of PT
    Check data cache overflows.
  Else
    Unify CS’s write and read node clusters parallely on the same processor
    Or
    Unify CS’s write node cluster on the same processor and read node cluster on a separate processor.
    Evaluate improvement of PT
    Check data cache overflow.
  End If
End If
From all clustering performed above
Validate one with biggest PT improvement
If PT is reduced and no data cache overflow
  Replace unified cluster by validated cluster in graph
  Set transformed PT as current PT
End If
If for any task T,
  F_Tcomp(t)<=N and F_Tcomm(t)<=M
  Mark current CS as examined
  Find a new CP in the transformed graph
Else
  Reject task T
  Mark current CS as examined
End If
End while

3) Task Cluster Merging
This subsection proposes an algorithm for task cluster merging. The algorithm first groups the connected components of the graph in larger clusters. If the number of processors required for execution exceeds the real number of processors, loads of clusters are merged. A point wise width of the program graph is the sum of number of processors in all clusters, which co-execute in a given point of time. If a point wise width of the program graph exceeds the number of available processors, then the tasks are merged inside the processor clusters.
a) Algorithm (TCM)
Find the total number of connected components of the clustered graph CC.
If memory modules $M > CC$
Set $CC$ to $M$, i.e. $M = CC$
Calculate sum of processors as co-execute at a particular time $SP$
Determine total number of real processors $RP$, i.e., $Z$
cluster consisting of $N$ processor is $RP = ZN$
If $SP < RP$ then
Compute $PT$ of each $CC$
Merge component with smallest $PT$ to balance $PT$
so that $CC \leq M_i$
$M = CC$
Else
Merge tasks in parallel of some cluster when no cache overflow so that $SP \leq M$
Or
Merge tasks sequentially to balance $PT$ of all processor in these clusters.
End If
End If

C. Theoretical Analysis
This subsection illustrates the theoretical operations on the proposed cluster. Consider a matrix multiplication operation $C = AB$ where the order of matrices $A$, $B$ and $C$ is $mxk$, $kxn$ and $mxn$. It follows the serial block based matrix multiplication by assuming the regular block distribution of the matrices $A$, $B$ and $C$. Each processor accesses the appropriate blocks of the matrices $A$ and $B$ to multiply them together with the result stored in the locally owned part of matrix $C$. Our approach fetches these blocks independently, as needs without requiring any co-ordination with the processor that owns the matrix blocks. The specified sequence in which the block matrix multiplications are executed is determined dynamically at run time to more efficiently schedule. For each processor $P$ and corresponding matrix block $C_{ij}$ is held on that processor, the following sequence is followed.

a) Build a list of tasks where a task computes each of the $A_{ik}$ and $B_{kj}$ products corresponding to the block matrix multiplication in

$$C_{ij} = \sum_{k=1}^{N} A_{ik} B_{kj}$$  \hspace{1cm} (1)

b) Reorder the task list according to the communication domains for that processes at which the $A_{ik}$, $B_{kj}$ are stored.

For each task on the list,

a) Issue a non blocking involved in the next task on the list if it is not on the same node

b) Wait for the non blocking get operation bringing $A_{ik}$ and/or $B_{kj}$ needed to execute the current task

c) Call serial matrix multiplication to compute $A_{ik}$, $B_{kj}$ and add the results to the $C_{ij}$ block.

Let us denote,

- $tw$ – data transfer time per word or element
- $ts$ – latency or startup cost
- $p \times q$ – process grid in 2D fashion
- $P$ – number of processor

For our analysis, we assume a 2D matrix distribution.
Each process owns a block of $A$, $B$ and $C$ matrices of size

$$\frac{m}{p} \times \frac{n}{q} \times \frac{k}{p}$$  \hspace{1cm} and  \hspace{1cm} $$\frac{k}{p} \times \frac{n}{q}$$

In a $4 \times 4$ grid processor $P_{00}$ needs blocks of matrix $A$ from $P_{00}$, $P_{01}$, $P_{02}$ and $P_{03}$ and blocks of matrix $B$ from $P_{00}$, $P_{10}$, $P_{20}$ and $P_{30}$. As a further refinement, the “diagonal shift” is used to sort the task list so that the communication pattern reduces the communication contention on clusters. The node1 has processors $P_{00}$, $P_{10}$, $P_{20}$ and $P_{30}$, node2 has $P_{01}$, $P_{11}$, $P_{21}$ and $P_{31}$ etc. To compute matrix $C$, a processor needs the corresponding rows and columns of matrix $A$ and $B$. As shown in Fig5 processor $P_{00}$ needs blocks of matrix $A$ from $P_{00}$, $P_{01}$, $P_{02}$, and $P_{03}$ and block of matrix $B$ from $P_{00}$, $P_{10}$, $P_{20}$ and $P_{30}$. If the diagonal shift is not used processors $P_{00}$, $P_{10}$, $P_{20}$ and $P_{30}$ get a block from $P_{01}$, $P_{11}$, $P_{21}$ and $P_{31}$, in first step. Thus all the four processors are trying to share the bandwidth between node 1 and node 2. If the diagonal shift is used instead, then processors $P_{00}$, $P_{10}$, $P_{20}$ and $P_{30}$ get a block from $P_{01}$, $P_{11}$, $P_{21}$ and $P_{31}$, in first step. This performs better also for more processors or nodes. The Fig 4 represents the pattern of getting block by processors in node1.

![Fig. 4: Pattern of getting blocks on a 4-way cluster to reduce communication contention.](image-url)
The parallel time $T_p$ is the sum of computation time ($T_{comp}$) and the time to get the blocks of matrices $A$ and $B$ ($T_{comm}$)[7].

$$T_p = T_{comp} + T_{comm}$$ (3)

$T_{comm} = $ time to get rows of matrix $A$ block + time to get columns of $B$ block.

$$T_{comm} = T_{row\_comm} + T_{col\_comm}$$ (4)

Each process gets $q$ blocks of matrix $A$ and $p$ blocks of matrix $B$ of size $\frac{m}{p} \times \frac{k}{q}$ and $\frac{k}{p} \times \frac{n}{q}$. So,

$$T_{row\_comm} = \left[ \text{data transfer time of message size} \frac{mk}{pq} \right] + \text{latency / startup cost}$$

$$T_{row\_comm} = \left( \frac{mk}{pq} tw + ts \right)q$$ (5)

Similarly,

$$T_{col\_comm} = \left( \frac{nk}{pq} tw + ts \right)p$$ (6)

Now, from equation 3, $T_p = T_{comp} + T_{comm}$

$$T_p = \frac{mnk}{p} + \left( \frac{mk}{pq} tw + ts \right)q + \left( \frac{kn}{pq} tw + ts \right)p$$ (7)

For simplicity let us assume $m=n=k=N$ and $p=q=\sqrt{P}$.

Then equation 7 becomes

$$T_p = \frac{N^3}{P} + 2\frac{N^2}{P} tw + 2ts\sqrt{P}$$ (8)

For a network with sufficient bandwidth, $T_s$ can be neglected, as it is relatively small when compared to the total communication time. As per Amdahl’s rule [6] the speedup is the ratio of sequential execution time to parallel execution time. Therefore,

$$S = \frac{T_s}{T_p} = \frac{P \cdot N^3}{N^3 + 2N^2\sqrt{P} + 2P\sqrt{P}}$$ (9)

And the efficiency is defined as the ratio of speedup obtained to the number of processors used. Thus,

$$E = \frac{S}{P} = \frac{PN^3}{N^3 + 2N^2\sqrt{P} + 2P\sqrt{P}}$$ (10)

### III. PROPOSED CENTRALIZED DYNAMIC LOAD BALANCING MODEL

This section presents the details of the proposed centralized dynamic load balancing model for the shared memory cluster computing environment followed by theoretical analysis and an algorithm. The nodes are composed of various resources including processor, memory and network connectivity as shown in Fig 5. In a shared heterogeneous environment, each node differs from the other nodes with respect to their processor, memory and disk. To accomplish worker manager model, master slave paradigm is followed where a separate master program is responsible for processes (slaves) spawning data assignment and collection of results.

#### A. Theoretical Analysis

Next, we model the arrival process as a poisson process with service demand of the background jobs as an exponential distribution. The Fig 5 illustrates the adopted centralized dynamic load balancing using worker manager model. Here a shared memory cluster consists of a master node with a job scheduling queue with $n$ number of arrivals. From the $n$ number of job arrivals with arrival time ($T_{ai}$) and service time ($T_{si}$), the mean arrival time ($T_a$) and mean service time ($T_s$) can be given by

Fig. 5: Centralized Dynamic load balancing worker manager model
\[
T_a = \sum_{i=1}^{t} T_{ai} \quad (11)
\]
\[
T_s = \sum_{i=1}^{t} T_{si} \quad (12)
\]
where \( t \) = Number of tasks in a job

Now the mean arrival time \( T_a \) and mean service time \( T_s \) is related with mean arrival rate \( \lambda \) and mean service time \( \mu \) as

\[
\frac{1}{\lambda} = T_a \quad (13)
\]
\[
\frac{1}{\mu} = T_s \quad (14)
\]

In exponential distribution, traffic intensity \( \rho \) is

\[
\rho = \frac{\lambda}{\mu} \quad (15)
\]

Some principal measures of queuing system are the mean number of job requests in the queue i.e. queue length \( L \), mean number of requests in the queue waiting \( L_w \), mean time to complete service i.e. run time \( W \), mean time spent waiting for service to begin i.e. waiting time \( W_w \) can be given by

\[
L = \frac{1}{1-\rho} \quad (16)
\]
\[
L_w = QL - \rho \quad (17)
\]
\[
W = \frac{QL}{\lambda} \quad (18)
\]
\[
W_w = \frac{QW}{\lambda} \quad (19)
\]

Each task has a run time, which is the time period to finish the task execution and the response time \( RT \) is the time taken for a job to be completed after it is detects whether the task is more CPU bound, memory bound or network bound. The manager creates a temporary lookup table for the given job to submitted i.e. run time including waiting time. Hence

\[
RT = W + W_w \quad (20)
\]

In the proposed model, the centralized dynamic load balancing depends on some basic features such as CPU, memory and network load or any one of them considering the type of job (CPU, memory or network bound). When a new job is submitted, the manager decides on assigning tasks to workers based on CPU, memory and network load status of worker nodes. As the job continues its execution, the manager collect CPU usage of task \( W_{cpu} \), amount of demanded memory \( W_{mem} \), and amount of data transferred through network \( W_{net} \) by the task. These parameters are stored and are applied in decision making for the next task run of the job by the manager.

\[
W_{cpu} = \frac{1}{\lambda} \sum \text{CPUload} \quad (21)
\]
\[
W_{mem} = \frac{1}{\mu} \sum \text{MEMload} \quad (22)
\]
\[
W_{net} = \frac{1}{\lambda} \sum \text{NETload} \quad (23)
\]

where, CPUload, MEMload, NETload are load or available free space of CPU, memory and network respectively. These parameters are then declared and assigned in each node for decision making by the manager.

When a worker processor is ideal, the faster processor is scheduled for service before the slower processor. Now the load value \( Load \) of a worker node is

\[
Load = W_{cpu} + W_{mem} + W_{net} \quad (24)
\]

The average load \( L_{avg} \) of a node can be

\[
L_{avg} = \frac{1}{n} \sum_{j=1}^{n} \text{Load} \quad (25)
\]

where \( t \) = Number of tasks executed and \( n \) = Number of jobs completed.

Standard Deviation of load \( \sigma \) is the standard deviation of worker node’s load and average load amount at every moment. It is defined as

\[
\sigma = \sqrt{\frac{1}{n} \sum_{j=1}^{n} (\text{Load} - L_{avg})^2} \quad (26)
\]

In general, high efficiency load balancing keep up in a smaller domain along with the increase of task.

**B. Description of the Proposed Algorithm**

This subsection proposes an algorithm CDLBM for centralized dynamic load balancing for shared memory clusters. First, a new job \( j \) is submitted to the manager
node. Then the algorithm assumes CPU, memory and network requirements of the task i.e. the type of job whether it is CPU, memory or network bound. After finding out the highest requirement of the task, the algorithm makes an effort to balance the load. Accordingly, the tasks are allotted to a worker node for the execution of task where the expected response time is the minimum. Response time is calculated using equations (1-10). The algorithm repeatedly executes for each task of the job j. While performing the job, the lookup table status is automatically updated by the received information in every specific run. Finally the load value (Load), average load (Lavg) and standard deviation of load (σ) of each node are calculated using equations (11-16). The minimum value of the Load yields higher performance. Generally, the high efficiency load balancing makes the average load monotonically increasing in fixed percentage along with the increase of task and keeps σ in a smaller domain.

1) Algorithm (CDLBM)
For each job in the job scheduling queue of manager
Add a new job j to the manager
For each task of job j
Assume CPU, memory and network requirements
If job type (j) = Bound (CPU) then
Find a worker node where CPU load is minimum

\[
\text{CPUload}(i) = \min(\text{CPUload}(i))
\]

Calculate RT for the task j to find the worker where it is minimum

\[
\text{RT}(i) = \min(\text{RT}(i))
\]

Allot the task to worker Wi.
End if
Else If job type (j) = Bound (MEM) then
Find a worker node where MEM load is minimum

\[
\text{MEMload}(i) = \min(\text{MEMload}(i))
\]

Calculate RT for the task j to find the worker where it is minimum

\[
\text{RT}(i) = \min(\text{RT}(i))
\]

Allot the task to worker Wi.
End if
Else If job type (j) = Bound (NET) then
Find a worker node where NET load is minimum

\[
\text{NETload}(i) = \min(\text{NETload}(i))
\]

Calculate RT for the task j to find the worker where it is minimum

\[
\text{RT}(i) = \min(\text{RT}(i))
\]

Allot the task to worker Wi.
End if
Update the status of the lookup table
Calculate load value of each job
End For
Calculate Lavg and σ for each node
End For

The proposed CDLBM algorithm is quite efficient and has the time complexity \(O(nm)\) for \(m\) number of tasks within \(n\) number of jobs.

IV. FAULT TOLERANT MODEL
This section proposes a fault tolerant model for shared memory clusters. The goal is to achieve high performance and reliability. This includes utilization of resources and methodologies with error handling. The Fig 6 shows the architecture of our proposed fault tolerant model for shared memory clusters. We assume the model to consist of a set of \(N\) processors, interconnected by a communication channel. The processors have to access a shared memory where the code of tasks or processes and the checkpoint (last non faulty state of task) are stored. The use of shared memory checkpoints significantly reduces the task migration overhead. If a permanent error is detected on a node, the task is recovered on the other nodes from its last checkpoint stored. The status control is responsible for monitoring and updating the status of each node. The checkpointing is responsible for failure notification of each node. The status and failure information are checked before hand in order to avoid establishing communication with failed processes. The function of the control process is similar to that of a system manager.

A. Theoretical Analysis
This subsection provides the theoretical analysis for Fault tolerance. A node is considered to be in failure mode when it exhibits an abnormal behaviour in such a way that the results returned by the processor can not be used either by the remaining nodes or by the user. The time between the detection of error leading to a failure and its first occurrence is called an error detection delay.
A cluster is said to be failed if i out of its N nodes fail for i < N. The transaction between states is memory less i.e. it does not depend on the past states and so in order to go back to a preceding state, a restoration process needs to be performed. According to Poisson distribution [6-9], if X be the random variable for the number of failures of nodes, then the probability to have n failures at time interval (t) is given by

\[ \Pr[X = n] = \frac{e^{-\lambda} (\lambda t)^n}{n!} , n = 0,1,2,..., t > 0 \]  

The instantaneous availability A(t) of a system is the probability that the system is operating correctly at time t, regardless of the number of times it may have failed and have been repaired in the interval(0,t).

\[ A(t) = \frac{1}{T} \int_0^T A(t) \, dt \]  

The steady state availability (SSA) is a measure of the expected fraction of time that the system is available for useful computation, and is obtained by taking the limit of A(t) when time reaches infinity.

\[ SSA = \lim_{t \to \infty} A(t) \]  

The mean time to failure (MTBF) is a measure of expected mean time between failures in a system repair and it depends on both failure and repair processes. Hence,

\[ \text{MTBF} = \text{MTTF} + \text{MTTR} \]  

Fault arrivals are exponentially distributed and faults queue at the system so that only a single fault is in effect at any point of time t. For a repairable node with average failure rate (\( \lambda \)) i.e. MTBF and average repair rate (\( \mu \)) i.e. MTTR, its instantaneous availability A(t) is given by

\[ A(t) = \frac{\mu}{\lambda + \mu} + \frac{\lambda}{\lambda + \mu} e^{-(\lambda + \mu) t} \]  

where \( \mu = \frac{1}{\text{MTTR}} \) and \( \lambda = \frac{1}{\text{MTBF}} \)

The steady state availability can then be

\[ SSA = \frac{\mu}{\lambda + \mu} \]  

We assume that all the N nodes are identical and exponentially distributed with failure rate \( \lambda \) and repair rate \( \mu \). In our proposed architecture, using shared memory concept, all nodes are assumed both active and backup for each other. Hence, every node in the cluster of N nodes has N-1 backup nodes. So, when i number of nodes fail, the system functions with (N-i) backup nodes. The availability of the cluster system with N number of nodes is then given by

\[ A \sum_{j=N-i}^{N} A \sum_{j=N-i}^{N} \]  

where CA is the cluster availability and A, A are the availability and unavailability of a node at time t, given by

\[ A(t) = 1 - A(t) = \frac{\lambda}{\lambda + \mu} - \frac{\lambda}{\lambda + \mu} e^{-(\lambda + \mu) t} \]  

1) Checkpointing and Recovery

This section describes the checkpointing and recovery method as a part of theoretical analysis. Once a fault is detected, a fault tolerant method needs to be invoked to handle the fault. The time needed for the detection of faults is accounted for by the error detection overhead (\( \alpha \)). When a process is reexecuted after a fault was detected, the node restores all the initial inputs of that process. The process re-execution operation requires some time for this i.e. captured by the recovery overhead (\( \beta \)). In order to be restored, the initial input to a process has to be stored before
the process is executed first time. The last non faulty state or checkpoint, has to be saved in advance in the memory and will be restored if the process fails. Saving the process states including saving the initial inputs at checkpoint, takes certain amount of time known as checkpointing overhead ($\gamma$). In presence of faults checkpointing increases the task execution time. In presence of k faults, execution time ($R_i$) in worst case scenario of process $P_i$ with $n_i$ checkpoints can be obtained as below[10].

$$R_i = E_i(n_i) + S_i(n_i)$$  (35)

$$E_i(n_i) = C_i + n_i (\alpha_i + \gamma_i)$$  (36)

$$S_i(n_i) = \left( \frac{C_i}{n_i} + \beta_i \right)k + \alpha_i (k - 1)$$  (37)

Where $E_i(n_i)$ : Execution time of process $P_i$ with $n_i$ checkpoints.  
$S_i(n_i)$ : Recovery slack of process $P_i$  
$C_i$ : Checkpointing cost i.e. worst case execution time of $P_i$.  
$n_i (\alpha_i + \gamma_i)$ : Overhead introduced with $n_i$ checkpoints.

$C_i$ : Time needed to recover from a single fault, when multiplied by $k$ for recovering from $k$ faults.  
$\alpha_i$ : Error detection overhead  
$\beta_i$ : Recovery overhead  
$\gamma_i$ : Checkpointing overhead

Recovery slack is the ideal time on the node needed to recover the failed process segment.

B. Proposed Algorithm (SMFTC)

This subsection proposes an algorithm for checkpointing and recovery method.

For each node in the cluster

Select process from stored list of shared memory
Obtain recovery slack ($S_i$), Worst case Execution Time($E_i$) and Checkpointing Cost($C_i$)

For each task of a process
For each fault of a task
Perform Checkpointing and recovery
End For
Calculate Response Time of the processes.
End For

Calculate cluster availability of the system.

Finish

The proposed algorithm (SMFTC) has the time complexity of $O\left(n.m^3\right)$ for $k$ faults with $m$ tasks in $n$ number of nodes.

V. PERFORMANCE EVALUATION

The matlab programming was used for the evaluation of all the theoretical analysis made in architecture, load balancing and fault tolerant sections. An instance of the program is run on a head node known as manager. It is responsible for running the proposed algorithms and gathering results from computing tasks. The manager assigns tasks to each worker by allotting data. Another instance of program is run on the worker node. It takes the tasks as multi dimensional matrix, where dimension is generated randomly for multiple numbers of jobs. It processes the data and sends the results back to the manager. To validate the effectiveness of proposed shared memory cluster architecture, a comparison is made with other architectures of previous works in SRUMMA[5] and STRASSEN[10] matrix multiplication. The proposed centralized dynamic load balancing method using worker manager model is evaluated and compared with that of the previous works in DDLB[13] and DLBM[17]. The results of proposed Shared memory fault tolerance cluster with checkpointing (SMFTC) model are compared with previous works in AMHPC [24] and RSHAC [25]. We vary the application size with several processes implemented on proposed architecture consisting of 1-1000 nodes, number of processes (1-100), number of faults(1-10) and number of checkpoints are generated randomly.

Table1 shows the performance of our architecture in milliseconds by the application of dense block matrix multiplication (DBMM). The Table2 and Table3 present speedup and efficiency improvements obtained through DBMM over the SRUMMA and STRASSEN matrix multiplication. Most of our findings show the proposed architecture provide high reduction of execution time of tasks in which speedup is an essential component. It makes the communication on the fly a promising solution to shared memory cluster architectures.

To make the effects of load balancing algorithm clear, we evaluated the response time, average load and standard deviation of load. Experimental results of executing tasks along with comparison are shown in Figure7-9. The Fig 7 compares the Response Time between DDLB and the proposed CDLBM model. The mean arrival rate, mean service rate and traffic intensity are the main factors to calculate response time. As shown in Fig 7 with the
increase in number of tasks, response time of the cluster decreases and is less then or equal to the response time of DDLB model. Therefore it improves speedup of the execution time. The Fig 8 shows the average load of proposed model with DLBM concept. Our proposed CDLBM model is found to be superior then DLBM in most of the cases. Further, it occupies fewer loads on average from CPU, memory and network avoiding system overhead. The Fig 9 shows the standard deviation of load between the proposed models with the DLBM concept. The standard deviation is the primary factor as it determines how reliable the data is. The standard deviation is more close to the average load in proposed CDLBM model as compared to that of DLBM model. This establishes the superiority of the proposed model over DLBM model in terms of system reliability and efficiency.

We consider a fault scenario with checkpoint cost for a node \( C_i = 50 \text{ms} \), error detection overhead\( (\alpha_i) = 10 \text{ms} \), recovery overhead\( (\mu_i) = 15 \text{ms} \) and checkpointing overhead\( (\chi_i) = 5 \text{ms} \). The program is run on central node for status monitoring and fault tolerance of each node. Now to compute the response time of a process making checkpoint \( (n_i=1,2,3) \) with faults \( (k=1,2,4,6,8,10) \), results are given in below Table 4-5. Here, the Mean response time of this process is found to be 5.09 ms. It is computed taking the ratio of the sum of response time of all tasks with the product of the total faults and total checkpoint. It is calculated as below.

\[
\sum_{i=1}^{n} (R_i) = \frac{\sum_{i=1}^{n} (k) \cdot \sum_{i=1}^{n} \Sigma(n_i)}{R_i(\text{mean})} \tag{38}
\]

The Table 5 shows the major faults with their noticeable MTBF and MTTR. With the MTBF and MTTR values, the average failure rate\( (\lambda) \), average repair rate\( (\mu) \) and Cluster availability\( (CA) \) are calculated. The Fig 10 illustrates the scalability impact on cluster availability for different number of processors in the proposed SMFTC system and is also compared with the previous results in AMHPC and RSHAC. The availability decreases significantly when the number of processors increases with more number of faults affecting total runtime availability. Thus, in order to maximize the cluster availability, we need to minimize the number of faults and maximize response time. As shown in Fig 10, the proposed architecture gives high runtime availability over the previous system [24][25] with quick fault recovery and fast response time due to the proposed checkpointing and recovery method.
VI. CONCLUSION

The paper proposed a new architecture for dynamically reconfigurable shared memory processor clusters based on communication on the fly. In the proposed system, the switching between processor clusters at program run time is discussed. It is the communication on the fly which enables transfers of data carried in the data cache of a processor. The multiple reads on the fly are done in the cluster when the processor writes data to memory. Such a combination of processor switching and reads on the fly eliminates many data transactions on the buses and strongly speeds up communication in a program. It eliminates data cache reloads and thrashing. The paper also presented algorithms for scheduling program given in the form of task graphs. The algorithm uses the concept of parallel tasks. It decomposes an initial program graph to sub graphs treated as parallel tasks. The load balancing problem was discussed in detail and a new load balancing algorithm was proposed. It involves both load balancing and task allotment. Various properties of jobs such as CPU bound, memory bound or network bound were taken into consideration while deciding how to balance the load among clusters. The uniqueness of our SMFTC model is that it performs data analysis and availability modeling step by step through the proposed algorithm. The status control contains failure and repair events at various times to reflect availability information. The paper also provides availability analysis for both node wise and overall cluster system. This enables the runtime system to be aware of resource availability and ensures more accurate results with fast recovery and response from faults. Finally, the proposed architecture is compared with other clustering architecture on the basis of matrix multiplication speedup, and efficiency. The result of comparison establishes the advantages of the proposed architecture over others and illustrates the efficiency of the proposed models. It minimizes the response time of job and average load of the system, giving high speedup and avoiding system overhead with communication latency.

REFERENCES


Ms. Minakshi Tripathy received the degree of B.Sc. (PCM), M.Sc. (Statistics) and MCA from Sambalpur University. She has done 'A' level course from DOEACC, New Delhi. She is currently a Ph.D. (Computer Science) student at Sambalpur University, Burla, Orissa. She has publications in two different international conferences. Her research interest includes shared memory, cluster computing, load balancing and fault tolerance.

Prof. (Dr.) C.R. Tripathy received the B.Sc. (Engg.) in Electrical Engineering from Sambalpur University and M. Tech. degree in Instrumentation Engineering from I.I.T., Kharagpur respectively. He got his Ph.D. in the field of Computer Science and Engineering from I.I.T., Kharagpur. He has more than 50 publications in different national and international Journals and Conferences. His research interest includes Dependability, Reliability and Fault–tolerance of Parallel and Distributed system. He was recipient of “Sir Thomas Ward Gold Medal” for research in Parallel Processing. He is a fellow of Institution of Engineers, India. He has been listed as leading scientist of World 2010 by International Biographical Centre, Cambridge, England, Great Britain. He was recipient of “Sir Thomas Ward Gold Med